

# MIPS32® M6250 Processor Core Family Programmer's Guide

Document Number: MD01099 Revision 01.00 March 25, 2016

# **Contents**

Cł	napter 1: Introduction	18
	1.1: Features	18
	1.2: Architecture Overview	22
	1.3: Pipeline Flow	23
	1.3.1: I Stage: Instruction Fetch	
	1.3.2: R Stage: Register File Access	
	1.3.3: A Stage: Address Generation	
	1.3.4: E Stage: Execution	
	1.3.5: M Stage: Memory Access	
	1.3.6: W Stage: Write	
	1.4: M6250 Required Logic Blocks	
	1.4.1: Execution Unit	
	1.4.2: General Purpose Registers	
	1.4.3: Multiply/Divide Unit (MDU)	
	1.4.4: MDU with 32x32 DSP Multiplier with DSP Option	
	1.4.5: MDU with 32x16 High-Performance Multiplier	
	1.4.6: System Control Coprocessor (CP0)	
	1.4.7: Interrupt Handling	
	1.4.8: GPR Shadow Registers	
	1.4.9: Modes of Operation	
	1.4.10: Memory Management Unit (MMU)	
	1.4.11: Fixed Mapping Translation (FMT)	
	1.4.12: Cache Controllers	
	1.4.13: Bus Interface Unit (BIU)	
	1.4.14: Hardware Reset	34
	1.4.15: Power Management	35
	1.5: Optional or Configurable Logic Blocks	
	1.5.1: Data Integrity	
	1.5.2: Extended Physical Addressing (XPA)	
	1.5.3: DSP Module	
	1.5.4: Coprocessor 2 Interface	
	1.5.5: Debug Support	36
	1.5.6: Interrupt Controller Unit (ICU)	37
	1.6: Testability	37
	1.6.1: Internal Scan	37
	1.6.2: User-specified Memory BIST	37
	1.7: Build-Time Configuration Options	37
Cł	napter 2: The MIPS® DSP Module	40
	2.1: Additional Register State for the DSP Module	
	2.1.1: HI/LO Registers	
	2.1.2: DSPControl Register	
	2.2: Software Detection of the DSP Module	
Cŀ	napter 3: Memory Management of the M6250 Core	43
<u>ا</u>	3.1: Introduction	
	3.1.1: Memory Management Unit (MMU)	
	or the money management of the (mino)	

	3.2: Modes of Operation	
	3.2.1: Virtual Memory Segments	46
	3.2.2: User Mode	
	3.2.3: Kernel Mode	49
	3.2.4: Debug Mode	
	3.3: Translation Lookaside Buffer	
	3.3.1: Joint TLB	
	3.3.2: Instruction TLB	
	3.3.3: Data TLB	
	3.4: Virtual-to-Physical Address Translation	
	3.4.1: Hits, Misses, and Multiple Matches	
	3.4.2: Memory Space	
	3.4.3: TLB Instructions	
	3.5: Fixed Mapping MMU	
	3.6: System Control Coprocessor	66
_	Chantan & Everations and Intermedia in the MCOFO Con-	67
احا	Chapter 4: Exceptions and Interrupts in the M6250 Core	
	4.2: Exception Priority	
	4.3: Interrupts	
	4.3.1: Interrupt Modes	
	4.3.2: Generation of Exception Vector Offsets for Vectored Interrupts	
	4.3.3: MCU ASE Enhancement for Interrupt Handling	
	4.4: GPR Shadow Registers	
	4.5: Exception Vector Locations	
	4.6: General Exception Processing	
	4.7: Debug Exception Processing	
	4.8: Exception Descriptions	
	4.8.1: Reset Exception	
	4.8.2: Soft Reset Exception	
	4.8.3: Debug Single Step Exception	
	4.8.4: Debug Interrupt Exception	
	4.8.5: Non-Maskable Interrupt (NMI) Exception/	
	4.8.6: Machine Check Exception	
	4.8.7: Interrupt Exception	
	4.8.8: Debug Instruction Break Exception	94
	4.8.9: Address Error Exception — Instruction Fetch/Data Access	94
	4.8.10: TLB Refill Exception — Instruction Fetch or Data Access	95
	4.8.11: TLB Invalid Exception — Instruction Fetch or Data Access	96
	4.8.12: Execute-Inhibit Exception	97
	4.8.13: Read-Inhibit Exception	
	4.8.14: BIU Transaction Parity Error Exception	98
	4.8.15: Cache/SPRAM E ECC Error Exception	
	4.8.16: Bus Error Exception — Instruction Fetch or Data Access	
	4.8.17: Debug Software Breakpoint Exception	
	4.8.18: Execution Exception — System Call	
	4.8.19: Execution Exception — Breakpoint	
	4.8.20: Execution Exception — Reserved Instruction	
	4.8.21: Execution Exception — Coprocessor Unusable	
	4.8.22: Execution Exception — DSP Module State Disabled	
	4.8.23: Execution Exception — Coprocessor 2 Exception	
	4.8.24: Execution Exception — Implementation-Specific 1 Exception	
	4.8.25: Execution Exception — Integer Overflow	103

	4.8.26: Debug Data Break Exception	103
	4.8.27: Complex Break Exception	103
	4.8.28: TLB Modified Exception — Data Access	104
	4.9: Exception Handling and Servicing Flowcharts	104
CI	hapter 5: CP0 Registers of the M6250 Core	
	5.1: CP0 Register Summary	
	5.2: CP0 Register Descriptions	
	5.2.1: Index Register (CP0 Register 0, Select 0)	
	5.2.2: EntryLo0 and EntryLo1 Registers (CP0 Registers 2 and 3, Select 0)	
	5.2.3: Context Register (CP0 Register 4, Select 0)	
	5.2.4: UserLocal Register (CP0 Register 4, Select 2)	
	5.2.5: PageMask Register (CP0 Register 5, Select 0)	
	5.2.6: PageGrain Register (CP0 Register 5, Select 1)	
	5.2.7: Wired Register (CP0 Register 6, Select 0)	
	5.2.8: HWREna Register (CP0 Register 7, Select 0)	
	5.2.9: BadVAddr Register (CP0 Register 8, Select 0)	122
	5.2.10: BadInstr Register (CP0 Register 8, Select 1)	
	5.2.11: BadInstrP Register (CP0 Register 8, Select 2)	124
	5.2.12: Count Register (CP0 Register 9, Select 0)	125
	5.2.13: EntryHi Register (CP0 Register 10, Select 0)	125
	5.2.14: Compare Register (CP0 Register 11, Select 0)	126
	5.2.15: Status Register (CP0 Register 12, Select 0)	127
	5.2.16: IntCtl Register (CP0 Register 12, Select 1)	131
	5.2.17: SRSCtl Register (CP0 Register 12, Select 2)	
	5.2.18: SRSMap1 Register (CP0 Register 12, Select 3)	137
	5.2.19: View_IPL Register (CP0 Register 12, Select 4)	138
	5.2.20: SRSMap2 Register (CP0 Register 12, Select 5)	139
	5.2.21: Cause Register (CP0 Register 13, Select 0)	140
	5.2.22: View_RIPL Register (CP0 Register 13, Select 4)	144
	5.2.23: NestedExc (CP0 Register 13, Select 5)	
	5.2.24: Exception Program Counter (CP0 Register 14, Select 0)	146
	5.2.25: NestedEPC (CP0 Register 14, Select 2)	
	5.2.26: Processor Identification (CP0 Register 15, Select 0)	148
	5.2.27: EBase Register (CP0 Register 15, Select 1)	149
	5.2.28: CDMMBase Register (CP0 Register 15, Select 2)	150
	5.2.29: Config Register (CP0 Register 16, Select 0)	151
	5.2.30: Config1 Register (CP0 Register 16, Select 1)	154
	5.2.31: Config2 Register (CP0 Register 16, Select 2)	156
	5.2.32: Config3 Register (CP0 Register 16, Select 3)	159
	5.2.33: Config4 Register (CP0 Register 16, Select 4)	
	5.2.34: Config5 Register (CP0 Register 16, Select 5)	164
	5.2.35: Config7 Register (CP0 Register 16, Select 7)	166
	5.2.36: Load Linked Address (CP0 Register 17, Select 0)	
	5.2.37: Debug Register (CP0 Register 23, Select 0)	
	5.2.38: User Trace Data1 Register (CP0 Register 23, Select 3)/User Trace Data2 Register (C	
	24, Select 3)	•
	5.2.39: Debug2 Register (CP0 Register 23, Select 6)	173
	5.2.40: Debug Exception Program Counter Register (CP0 Register 24, Select 0)	
	5.2.41: Performance Counter Register (CP0 Register 25, select 0-3)	
	5.2.42: ErrCtl Register (CP0 Register 26, Select 0)	
	5.2.43: CacheErr Register (CP0 Register 27, Select 0)	
	5.2.44: CacheErrAddr Register (CP0 Register 27, Select 1)	

5.2.45: ITagLo Register (CP0 Register 28, Select 0)	
5.2.46: IDataLo Register (CP0 Register 28, Select 1)	
5.2.47: DTagLo Register (CP0 Register 28, Select 2)	190
5.2.48: DDataLo Register (CP0 Register 28, Select 3)	
5.2.49: IDataLoECC Register (CP0 Register 28, Select 4)	
5.2.50: DDataLoECC Register (CP0 Register 28, Select 5)	
5.2.51: ITagHi Register (CP0 Register 29, Select 0)	
5.2.52: IIDataHi Register (CP0 Register 29, Select 1)	
5.2.53: DTagHi Register (CP0 Register 29, Select 2)	
5.2.54: DDataHi Register (CP0 Register 29, Select 3)	
5.2.55: IDataHiECC Register (CP0 Register 29, Select 4)	
5.2.56: DDataHiECC Register (CP0 Register 29, Select 5)	
5.2.57: ErrorEPC (CP0 Register 30, Select 0)	
5.2.58: DeSave Register (CP0 Register 31, Select 0)	
5.2.59: KScratchn Registers (CP0 Register 31, Selects 2 to 7)	
Chapter 6: Hardware and Software Initialization of the M6250 Cor	
6.1: Hardware-Initialized Processor State	
6.1.1: Coprocessor 0 State	
6.1.2: TLB Initialization	
6.1.3: Bus State Machines	
6.1.4: Static Configuration Inputs	
6.1.5: Fetch Address	
6.2: Software Initialized Processor State	
6.2.1: Register File	
6.2.2: TLB	
6.2.3: Caches	
6.2.4: Coprocessor 0 State	204
Chapter 7: Caches of the M6250 Core	206
7.1: Cache Configurations	
7.1: Cache Configurations 7.2: Cache Protocols	
7.2.1: Cache Organization	
7.2.1: Cache Organization 7.2.2: Cacheability Attributes	
7.2.3: Replacement Policy	
7.2.4: Virtual Aliasing	
7.3: Instruction Cache.	
7.4: Data Cache	
7.4: Data Cache  7.5: CACHE Instruction	
7.6: Software Cache Testing	
7.6.1: I-Cache/D-cache Tag Arrays	
7.6.2: I-Cache Data Array	
7.6.3: I-Cache WS Array	
7.6.4: D-Cache Data Array	
· · · · · · · · · · · · · · · · · · ·	
7.6.5: D-cache WS Array	
7.7: Memory Coherence Issues	213
Chapter 8: Power Management of the M6250 Core	214
8.1: Register-Controlled Power Management	
8.2: Instruction-Controlled Power Management	
Chanter O. Dobug Support in the MC250 Core	246

9.1: APB Devices	216
9.2: Core APB Debug Registers	216
9.2.1: Device Identification (IDCODE) Register	219
9.2.2: Implementation Register (IMPCODE)	
9.2.3: ADDRESS Register	
9.2.4: DATA Register	221
9.2.5: Fastdata	
9.2.6: OCI CONTROL Register (OCR)	
9.2.7: DRSEG_ADDR Register	
9.2.8: DRSEG DATA Register	
9.2.9: PCSAMPLE Registers	
9.2.10: FDSTATUS and FDDATA Registers	
9.3: CP0 Debug Registers	
9.4: Debug Control Register (DCR) Register	
9.5: Hardware Breakpoints	
9.5.1: Data Breakpoints	
9.5.2: Complex Breakpoints	
9.5.3: Conditions for Matching Breakpoints	
9.5.4: Debug Exceptions from Breakpoints	
9.5.5: Breakpoint Used as Triggerpoint	
9.5.6: Instruction Breakpoint Registers	
9.5.7: Data Breakpoint Registers	
9.5.8: Complex Breakpoint Registers	
9.6: Complex Breakpoint Usage	
9.6.1: Checking for Presence of Complex Break Support	
9.6.2: General Complex Break Behavior	
9.6.3: Usage of Pass Counters	
9.6.4: Usage of Tuple Breakpoints	
9.6.5: Usage of Priming Conditions	
9.6.6: Usage of Data Qualified Breakpoints	
9.6.7: Usage of Stopwatch Timers	
9.7: Secure Debug	
9.8: Performance Counters	
9.9: iFlowtrace™	
9.9.1: A Simple Instruction-Only Tracing Scheme	
9.9.2: Special Trace Modes	
9.9.3: ITCB Overview	
9.9.4: ITCB iFlowtrace Interface	
9.9.5: TCB Storage Representation	
9.9.6: ITCB Register Interface for Software Configurability	
9.9.7: ITCB iFlowtrace Off-Chip Interface	
9.9.8: Breakpoint-Based Enabling of Tracing	
9.10: PC/Data Address Sampling	
9.10.1: PC Sampling in Wait State	274
9.10.2: Cache Miss PC Sampling	275
9.10.3: Data Address Sampling	275
9.11: Fast Debug Channel (FDC)	275
9.11.1: Common Device Memory Map	276
9.11.2: Fast Debug Channel Interrupt	
9.11.3: M6250 Core FDC Buffers	277
9.11.4: Sleep mode	278
9.11.5: FDC TAP Register	278
9.11.6: Fast Debug Channel Registers	

9.12: Examples of Debug Operations	283
Chanter 10: MIDS 22@ Instruction Set Architecture	204
Chapter 10: MIPS32® Instruction Set Architecture	
10.1: MIPS32® Release 6 ISA	
10.3: Load and Store Instructions.	
10.3.1: Scheduling a Load Delay Slot	
10.3.2: Load and Store Access Types	
10.3.3: PC-relative Loads	
10.4: Computational Instructions	
10.4.1: Cycle Timing for Multiply and Divide Instructions	
10.4.2: ALU Immediate and Three-Operand Instructions	
10.4.3: Shift Instructions	
10.4.4: Multiply and Divide Instructions	
10.5: Jump and Branch Instructions	
10.5.1: Overview of Jump Instructions	
10.5.2: Branch Instructions	
10.6: Control Instructions.	
10.7: Coprocessor Instructions	
10.8: Miscellaneous Instructions	
10.8.1: Conditional Select Instructions	
10.8.2: Prefetch Instruction	
10.8.3: NOP Instructions	
10.9: MCU ASE Instructions	
10.9.1: ACLR	
10.9.2: ASET	
10.9.3: IRET	
10.9.4: ASET/ACLR Unique Behaviors	
' '	
Chapter 11: M6250 MIPS32® Processor Core Instructions	298
11.1: Understanding the Instruction Descriptions	
11.2: MIPS32® Instruction Set for the M6250 Core	
ACLR	
ACLR	
ASET	
CACHE	308
IRET	
IRET	
LL	
PREF	324
SC	
SYNC	
TLBR	329
TLBWI	330
TLBWR	33 <sup>1</sup>
WAIT	
Chapter 12: microMIPS32™ Instruction Set Architecture	333
12.1: ISA Modes	
12.2: Mode Switch	
12.3: microMIPS Instructions	33/

Appendix B: References	3	3
••		
Appendix C: Revision History	3	37

# **Figures**

Figure 1.1: MIPS32® M6250 Core Block Diagram	18
Figure 1.2: MIPS32® M6250 Core Pipeline	
Figure 1.3: M6250 Core Virtual Address Map	31
Figure 1.4: Address Translation During Cache Access with FMT Implementation	32
Figure 1.5: Address Translation During a Cache Access with TLB Implementation	32
Figure 2.1: MIPS32® DSP Module Control Register (DSPControl) Format	40
Figure 3.1: Address Translation During a Cache Access with TLB MMU	45
Figure 3.2: Address Translation During a Cache Access with FMT MMU	45
Figure 3.3: M6250 processor core Virtual Memory Map	47
Figure 3.4: User Mode Virtual Address Space	48
Figure 3.5: Kernel Mode Virtual Address Space	50
Figure 3.6: Debug Mode Virtual Address Space	52
Figure 3.7: JTLB Entry (Tag and Data)	55
Figure 3.8: JTLB Entry (Tag and Data)	55
Figure 3.9: Overview of a Virtual-to-Physical Address Translation in the M6250 Core	59
Figure 3.10: 32-bit Virtual Address Translation	
Figure 3.11: TLB Address Translation Flow in the M6250 Processor Core	
Figure 3.12: FMT Memory Map (ERL=0) in the M6250 Processor Core	65
Figure 3.13: FMT Memory Map (ERL=1) in the M6250 Processor Core	66
Figure 4.1: Interrupt Generation for Vectored Interrupt Mode	
Figure 4.2: Interrupt Generation for External Interrupt Controller Interrupt Mode	
Figure 4.3: General Exception Handler (HW)	
Figure 4.4: General Exception Servicing Guidelines (SW)	
Figure 4.5: TLB Miss Exception Handler (HW)	
Figure 4.6: TLB Exception Servicing Guidelines (SW)	
Figure 4.7: Reset, Soft Reset and NMI Exception Handling and Servicing Guidelines	
Figure 5.1: Index Register Format	
Figure 5.2: EntryLo0, EntryLo1 Register Format	114
Figure 5.3: Context Register Format	
Figure 5.4: UserLocal Register Format	
Figure 5.5: PageMask Register Format	
Figure 5.6: PageGrain Register Format	
Figure 5.7: Wired and Random Entries in the TLB	
Figure 5.8: Wired Register Format	
Figure 5.9: HWREna Register Format	
Figure 5.10: BadVAddr Register Format	
Figure 5.11: BadInstr Register Format	
Figure 5.12: BadInstrP Register Format	
Figure 5.13: Count Register Format	
Figure 5.14: EntryHi Register Format	
Figure 5.15: Compare Register Format	
Figure 5.16: Status Register Format	
Figure 5.17: IntCtl Register Format	
Figure 5.19: SRSMap Register Format	
Figure 5.20: View_IPL Register Format	
Figure 5.21: SRSMap Register Format	
rigure o.z.r. ortowap register i ormat	139

Figure 5.22: Cause Register Format	140
Figure 5.23: View_RIPL Register Format	145
Figure 5.24: NestedExc Register Format	145
Figure 5.25: EPC Register Format	147
Figure 5.26: NestedEPC Register Format	147
Figure 5.27: PRId Register Format	
Figure 5.28: EBase Register Format	
Figure 5.29: CDMMBase Register Format	
Figure 5.30: Config Register Format	
Figure 5.31: Config1 Register Format — Select 1	
Figure 5.32: Config2 Register Format — Select 2	
Figure 5.33: Config3 Register Format	
Figure 5.34: Config4 Register Format	
Figure 5.35: Config5 Register Format	
Figure 5.36: Config7 Register Format	
Figure 5.37: LLAddr Register Format	
Figure 5.38: Debug Register Format	
Figure 5.39: User Trace Data1/User Trace Data2 Register Format	
Figure 5.40: Debug2 Register Format	
Figure 5.41: DEPC Register Format	
Figure 5.42: Performance Counter Control Register	
Figure 5.43: Performance Counter Count Register	
Figure 5.44: ErrCtl Register Format	182
Figure 5.45: CacheErr Register for Correctable Error	
Figure 5.46: CacheErrAddr Register	187
Figure 5.47: ITagLo Register Format for I-TagRAM (ErrCtl <sub>WST</sub> =0, ErrCtl <sub>SPR</sub> =0)	187
Figure 5.48: ITagLo Register Format for I-Way Select (ErrCtl <sub>WST</sub> =1, ErrCtl <sub>SPR</sub> =0)	188
Figure 5.49: ITagLo Register Format for ISPRAM when Reading Pseudo-tag 0 (ErrCtl <sub>WST</sub> =0, Err	
Figure 5.50: ITagLo Register Format for ISPRAM when Reading Pseudo-tag 1 (ErrCtl <sub>WST</sub> =0, Err	
Figure 5.51: IDataLo Register Format	
Figure 5.52: DTagLo Register Format for D-tagram (ErrCtl <sub>WST</sub> =0, ErrCtl <sub>SPR</sub> =0)	
Figure 5.53: DTagLo Register Format for D-Way Select (ErrCtl <sub>WST</sub> =1, ErrCtl <sub>SPR</sub> =0)	
Figure 5.54: DTagLo Register Format for DSPRAM when Reading Pseudo-tag 0 (ErrCtl <sub>WST</sub> =0, E	
Figure 5.55: DTagLo Register Format for DSPRAM when Reading Pseudo-tag 1 (ErrCtl <sub>WST</sub> =0, E	
Figure 5.56: DDataLo Register Format	
Figure 5.57: IDataLoECC Register Format (ErrCtl <sub>WST</sub> =0, ErrCtl <sub>SPR</sub> =0)	
Figure 5.58: DDataLoECC Register Format (ErrCtl <sub>SPR</sub> =0, ErrCtl <sub>SPR</sub> =0)	
	194
Figure 5.59: ITagHi Register Format (ErrCtl <sub>WST</sub> =0, ErrCtl <sub>SPR</sub> =0)	
Figure 5.60: ITagHi Register Format (ErrCtl <sub>WST</sub> =0, ErrCtl <sub>SPR</sub> =1)	
Figure 5.61: IDataHi Register Format	
Figure 5.62: DTagHi Register Format (ErrCtl <sub>WST</sub> =0, ErrCtl <sub>SPR</sub> =0)	
Figure 5.63: DTagHi Register Format (ErrCtl <sub>SPR</sub> =1)	
Figure 5.64: DDataHi Register Format (ErrCtl <sub>SPR</sub> =0)	197
Figure 5.65: DDataHiECC Register Format (ErrCtl <sub>SPR</sub> =0)	
Figure 5.66: DDataHiECC Register Format (ErrCtl <sub>SPR</sub> =0)	
Figure 5.67: DDataHiECC Register Format (ErrCtl <sub>SPR</sub> =1)	
Figure 5.68: ErrorEPC Register Format	
Figure 5.69: DeSave Register Format	
Figure 5.70: KScratchn Register Format	
Figure 7.1: I-Cache and D-Cache Array Formats	
Figure 7.2: I-Cache Array Formats E	
Figure 7.3: D-Cache Array Formats	
Figure 9.1: Device Identification Register Format	

Figure 9.2: Implementation Register Format	219
Figure 9.3: OCI CONTROL Register Format	222
Figure 9.4: PCSAMPLE1	228
Figure 9.5: PCSAMPLE2	
Figure 9.6: FDSTATUS Debug Register	
Figure 9.7: DCR Register Format	
Figure 9.8: IBS Register Format	
Figure 9.9: IBAn Register Format	
Figure 9.10: IBMn Register Format	
Figure 9.11: IBASIDn Register Format	
Figure 9.12: IBCn Register Format	
Figure 9.13: IBCCn Register Format	
Figure 9.14: IBPCn Register Format	
Figure 9.15: DBS Register Format	
Figure 9.16: DBAn Register Format	
Figure 9.17: DBMn Register Format	
Figure 9.18: DBASIDn Register Format	
Figure 9.19: DBCn Register Format	
Figure 9.20: DBVn Register Format	
Figure 9.21: DBCCn Register Format	251
Figure 9.22: DBPCn Register Format	252
Figure 9.23: DVM Register Format	252
Figure 9.24: CBTC Register Format	253
Figure 9.25: PrCndA Register Format	254
Figure 9.26: STCtl Register Format	256
Figure 9.27: STCnt Register Format	257
Figure 9.28: Trace Logic Overview	
Figure 9.29: Control/Status Register	
Figure 9.30: ITCBTW Register Format	
Figure 9.31: ITCBRDP Register Format	
Figure 9.32: ITCBWRP Register Format	
Figure 9.33: FDC Overview	
Figure 9.34: Fast Debug Channel Buffer Organization	
Figure 9.35: FDC TAP Register Format	
Figure 9.36: FDC Access Control and Status Register	
Figure 9.37: FDC Configuration Register	280
Figure 9.38: FDC Status Register	281
Figure 9.39: FDC Receive Register	
Figure 9.40: FDC Transmit Register	
Figure 10.1: Register (R-Type) CPU Instruction Format	
Figure 10.2: Immediate (I-Type) CPU Instruction Formats Summary	
Figure 10.3: Immediate (I-Type) Imm16 CPU Instruction Format	
Figure 10.4: Immediate (I-Type) Off21 CPU Instruction Format	
Figure 10.5: Immediate (I-Type) Off26 CPU Instruction Format	
Figure 10.6: Immediate (I-Type) Off11 CPU Instruction Format	
Figure 10.7: Immediate (I-Type) Off9 CPU Instruction Format	
Figure 10.8: Jump (J-Type) CPU Instruction Format	288
Figure 11.1: Usage of Address Fields to Select Index and Way	308

# **Tables**

Table 1.1: DSP-related Latencies and Repeat Rates	27
Table 1.2: High-Performance Integer Multiply/Divide Unit Latencies and Repeat Rates with DSP	27
Table 1.3: High-Performance Integer Multiply/Divide Unit Latencies and Repeat Rates without DSP	28
Table 1.4: Reset Types	
Table 1.5: CPU Build-time Configuration Options	
Table 2.1: MIPS® DSP Module Control Register (DSPControl) Field Descriptions	40
Table 2.2: DSPControl ouflag Bits	
Table 3.1: User Mode Segments	
Table 3.2: Kernel Mode Segments	
Table 3.3: Physical Address and Cache Attributes for dseg, dmseg, and drseg Address Spaces	52
Table 3.4: CPU Access to drseg Address Range	52
Table 3.5: CPU Access to dmseg Address Range	
Table 3.6: TLB Tag Entry Fields	
Table 3.7: TLB Data Entry Fields	
Table 3.8: TLB Instructions	
Table 3.9: Cache Coherency Attributes	
Table 3.10: Cacheability of Segments with Block Address Translation	
Table 4.1: Priority of Exceptions	
Table 4.2: Interrupt Modes	
Table 4.3: Relative Interrupt Priority for Vectored Interrupt Mode	
Table 4.4: Exception Vector Offsets for Vectored Interrupts	
Table 4.5: Exception Vector Base Addresses when SI_UseExceptionBase = 0	
Table 4.6: Exception Vector Base Addresses when SI_UseExceptionBase = 1	
Table 4.7: Exception Vector Offsets	
Table 4.8: Exception Vectors	
Table 4.9: Value Stored in EPC, ErrorEPC, or DEPC on an Exception	
Table 4.10: Debug Exception Vector Location	
Table 4.11: Register States an Interrupt Exception	
Table 4.12: CP0 Register States on an Address Exception Error.	
Table 4.13: CP0 Register States on a TLB Refill Exception	
Table 4.14: CP0 Register States on a TLB Invalid Exception	97
Table 4.15: CP0 Register States on a Execute-Inhibit Exception	97
Table 4.16: CP0 Register States on a Read-Inhibit Exception	
Table 4.17: CP0 Register States on a BIU Parity Error Exception	
Table 4.18: CP0 Register States on a Cache/SPRAM ECC Error Exception	
Table 4.19: Register States on a Coprocessor Unusable Exception	
Table 4.20: Register States on a TLB Modified Exception	
Table 5.1: CP0 Registers	
Table 5.2: CP0 Register R/W Field Types	
Table 5.3: Index Register Field Descriptions	
Table 5.4: EntryLo0, EntryLo1 Register Field Descriptions	
Table 5.5: Cache Coherency Attributes	
Table 5.6: Context Register Field Descriptions	
Table 5.7: UserLocal Register Field Descriptions	
Table 5.8: PageMask Register Field Descriptions	
Table 5.9: Values for the Mask Field of the PageMask Register	
Table 5.10: PageGrain Register Field Descriptions	119

	Wired Register Field Descriptions	
	HWREna Register Field Descriptions	
Table 5.13:	BadVAddr Register Field Description	. 123
Table 5.14:	BadInstr Register Field Descriptions	. 124
Table 5.15:	BadInstrP Register Field Descriptions	. 125
Table 5.16:	Count Register Field Description	125
Table 5.17:	EntryHi Register Field Descriptions	126
	Compare Register Field Description	
	Status Register Field Descriptions	
	IntCtl Register Field Descriptions	
	SRSCtl Register Field Descriptions	
	Sources for RSCtl <sub>CSS</sub> on an Exception or Interrupt	
	SRSMap Register Field Descriptions	
	View_IPL Register Field Descriptions	
	SRSMap Register Field Descriptions	
	Cause Register Field Descriptions	
	Cause Register ExcCode Field	
	View_RIPL Register Field Descriptions	
Table 5.20.	NestedExc Register Field Descriptions	1/15
	EPC Register Field Description	
	NestedEPC Register Field Descriptions	
	PRId Register Field Descriptions	
	EBase Register Field Descriptions	
	CDMMBase Register Field Descriptions.	
	Config Register Field Descriptions	
	Cache Coherency Attributes	
	Config2 Register Field Descriptions — Select 1	
	Config3 Register Field Descriptions	
	Config4 Register Field Descriptions	
	Config5 Register Field Descriptions	
	Config7 Register Field Descriptions	
	LLAddr Register Field Descriptions	
	Debug Register Field Descriptions	
Table 5.45:	UserTraceData1/UserTraceData2 Register Field Descriptions	1/3
	Debug2 Register Field Descriptions	
	DEPC Register Field Description	
	Performance Counter Register Selects	
	Performance Counter Control Register Field Descriptions	
	Performance Counter Events Sorted by Event Number	
	Performance Counter Event Descriptions Sorted by Event Type	
	Performance Counter Count Register Field Descriptions	
	Errctl Register Field Descriptions	
	CacheErr Register Field Descriptions for Correctable Error	
	Error Location Specifier for Cache Data Arrays	
	CacheErrAddr Register Field Descriptions	
	TlagLo Register Field Descriptions for I-TagRAM (ErrCtl <sub>WST</sub> =0, ErrCtl <sub>SPR</sub> =0)	
	ITagLo Register Field Descriptions for I-Way Select (ErrCtlWST=1, ErrCtlSPR=0)	188
	ITagLo Register Field Descriptions for ISPRAM when Reading Pseudo-tag 0	
	=0, ErrCtl <sub>SPR</sub> =1)	188
	ITagLo Register Field Descriptions for ISPRAM when Reading Pseudo-tag1	
(ErrCtl <sub>WST</sub> =	=0, ErrCtl <sub>SPR</sub> =1)	189
Table 5.61:	IDataLo Register Field Description (ErrCtl <sub>SPR</sub> =0)	190

Table 5.62: IDataLo Register Field Description (ErrCtl <sub>SPR</sub> =1)	190
Table 5.63: DTagLo Register Field Descriptions for D-tagram (ErrCtl <sub>WST</sub> =0, ErrCtl <sub>SPR</sub> =0)	190
Table 5.64: TagLo Register Field Descriptions	192
Table 5.65: TagLo Register Field Descriptions for DSPRAM when Reading Pseudo-tag 0	
(ErrCtl <sub>WST</sub> =0, ErrCtl <sub>SPR</sub> =01)	192
Table 5.66: DTagLo Register Field Descriptions for DSPRAM when Reading Pseudo-tag1	
(ErrCtl <sub>WST</sub> =0, ErrCtl <sub>SPR</sub> =1)	192
Table 5.67: DDataLo Register Field Description (ErrCtl <sub>SPR</sub> =0)	
Table 5.68: DDataLo Register Field Description (ErrCtl <sub>SPR</sub> =1)	
Table 5.69: IDataLoECC Register Field Description (ErrCtl <sub>WST</sub> =0, ErrCtl <sub>SPR</sub> =0)	
Table 5.70: IDataLoECC Register Field Description (ErrCtl <sub>WST</sub> =0, ErrCtl <sub>SPR</sub> =1)	
Table 5.71: DDataHiECC Register Field Description (ErrCtl <sub>WST</sub> =0, ErrCtl <sub>SPR</sub> =0)	
Table 5.72: ITagHi Register Field Description (ErrCtl <sub>WST</sub> =0, ErrCtl <sub>SPR</sub> =0)	
Table 5.73: ITagHi Register Field Description (ErrCtl <sub>WST</sub> =0, ErrCtl <sub>SPR</sub> =1)	
Table 5.74: IDataHi Register Field Description (ErrCtl <sub>SPR</sub> =0)	
Table 5.75: IDataHi Register Field Description (ErrCtl <sub>SPR</sub> =1)	
Table 5.76: DTagHi Register Field Description (ErrCtl <sub>WST</sub> =0, ErrCtl <sub>SPR</sub> =0)	
Table 5.77: DDataHiECC Register Field Description (ErrCtl <sub>SPR</sub> =1)	
Table 5.78: DDataHi Register Field Description (ErrCtl <sub>SPR</sub> =0)	
Table 5.79: DDataHi Register Field Description (ErrCtl <sub>SPR</sub> =1)	
Table 5.79. DDataHi Register Field Description (ErrCtl <sub>WST</sub> =0, ErrCtl <sub>SPR</sub> =0)	
Table 5.80: DDataHiECC Register Field Description (ErrCtl <sub>WST</sub> =0, ErrCtl <sub>SPR</sub> =0)	
Table 5.82: DDataHiECC Register Field Description (ErrCtl <sub>WST</sub> =0, ErrCtl <sub>SPR</sub> =0)	
Table 5.83: DDataHiECC Register Field Description (ErrCtl <sub>SPR</sub> =1)	
Table 5.85: DeSave Register Field Description	
Table 5.86: KScratchn Register Field Descriptions	
Table 5.66. Rociaton Register Field Descriptions	
Table 7.1: Instruction and Data Cache Attributes	
Table 7.3: LRU and Dirty Width in Way-Select Array	
Table 7.4: Potential Virtual Aliasing Bits	
Table 7.5: Way Selection Encoding, 4 Ways	
Table 7.5: Way Selection Encoding, 4 Ways	
Table 9.1: Core Debug Register Address Map	
Table 9.1: Core APB Debug Registers	
Table 9.2: Device Identification Register	
Table 9.3: Implementation Register Field Descriptions	
Table 9.4: OCI CONTROL Register Field Descriptions	
Table 9.5: DCR Register Field Descriptions	
Table 9.6: Addresses for Instruction Breakpoint Registers	
Table 9.7: IBS Register Field Descriptions	
Table 9.8: IBAn Register Field Descriptions	
Table 9.10: IBASIDn Register Field Descriptions	
Table 9.11: IBCn Register Field Descriptions	
Table 9.9: IBMn Register Field Descriptions	
Table 9.12: IBCCn Register Field Descriptions.	
Table 9.13: IBPCn Register Field Descriptions	
Table 9.14: Addresses for Data Breakpoint Registers	
Table 9.15: DBS Register Field Descriptions	
Table 9.16: DBAn Register Field Descriptions	
Table 9.17: DBMn Register Field Descriptions	
Table 9.18: DBASIDn Register Field Descriptions	
Table 9.19: DBASIDIT Register Field Descriptions	
Table 6. 16. DOLL Register Field Descriptions	

Table 9.20: DBVn Register Field Descriptions	250
Table 9.21: DBCCn Register Field Descriptions	251
Table 9.22: DBPCn Register Field Descriptions	
Table 9.23: DVM Register Field Descriptions	252
Table 9.24: Addresses for Complex Breakpoint Registers	253
Table 9.25: CBTC Register Field Descriptions	253
Table 9.27: Priming Conditions and Register Values for 6I/2D Configuration	255
Table 9.28: Priming Conditions and Register Values for 8I/4D Configuration	255
Table 9.26: PrCndA Register Field Descriptions	255
Table 9.29: STCtl Register Field Descriptions	256
Table 9.30: STCtl Register Field Descriptions	257
Table 9.31: Data Bus Encoding	
Table 9.32: Tag Bit Encoding	268
Table 9.33: Control/Status Register Field Descriptions	269
Table 9.34: ITCBTW Register Field Descriptions	271
Table 9.35: ITCBRDP Register Field Descriptions	272
Table 9.36: ITCBWRP Register Field Descriptions	
Table 9.37: drseg Registers that Enable/Disable Trace from Breakpoint-Based Triggers	273
Table 9.38: FDC TAP Register Field Descriptions	278
Table 9.39: FDC Register Mapping	279
Table 9.40: FDC Access Control and Status Register Field Descriptions	279
Table 9.41: FDC Configuration Register Field Descriptions	280
Table 9.42: FDC Status Register Field Descriptions	281
Table 9.43: FDC Receive Register Field Descriptions	282
Table 9.45: FDTXn Address Decode	283
Table 9.44: FDC Transmit Register Field Descriptions	283
Table 10.1: CPU Instruction Format Fields	286
Table 10.2: Byte Access Within a Word	289
Table 10.3: PC-relative Loads	
Table 10.4: Address Computation and Large Constant Instructions	291
Table 10.5: Shift Instructions	292
Table 10.6: Multiply/Divide Instructions	292
Table 10.7: Compact Branch and Jump Instructions	293
Table 10.8: System Call and Breakpoint Instructions	295
Table 10.9: Trap-on-Condition Instructions Comparing Two Registers	295
Table 10.10: CPU Conditional Select Instructions	296
Table 10.11: NOP Instructions	296
Table 11.1: MIPS32 Instruction Set	298
Table 11.2: Usage of Effective Address	308
Table 11.3: Encoding of Bits[17:16] of CACHE Instruction	309
Table 11.4: Encoding of Bits [20:18] of the CACHE Instruction	310

The M6250 core from is a member of the MIPS32® processor core family.


It is ideally positioned to support new products for emerging segments of the digital consumer, network, systems, and information-management markets, enabling new tailored solutions for embedded applications.

The M6250 processor is a 6-stage pipeline design that implements the MIPS32 Release 6 Architecture. It also includes support for the microMIPS32<sup>TM</sup> ISA, an Instruction Set Architecture with optimized MIPS32 16-bit and 32-bit instructions that provides a significant reduction in code size with a performance equivalent to MIPS32. The M6250 core is an enhancement of the microAptiv<sup>TM</sup> UP core, capable of operating up to 30% higher frequency. The M6250 core includes the MIPS Architecture DSP Module Revision 3 as a configurable option, providing a high level of digital signal processing capabilities and Single Instruction Multiple Data (SIMD) support.

Figure 1.1 MIPS32® M6250 Core Block Diagram

M6250 Core

Figure 1.1 shows a block diagram of the M6250 core. Optional blocks are shown as shaded.



#### 1.1 Features

- The M6250 builds on the feature set supported by the MIPS32® microAptiv™ UC core as outlined below, but adds the following key capabilities:
  - 6-stage pipeline implementation, enabling up to 30% higher frequencies
  - Support for MIPS32® R6 architecture

- Support for microMIPS<sup>TM</sup> R6 ISA
- 32-bit Address (or 40-bit with XPA enabled) and 64-bit wide Data Bus
- Data integrity features:
  - Optional ECC on all instruction and data RAM structures
  - Optional parity on data transmission busses
- The M6250 retains features from the microAptiv UC, including:
  - 32-bit General Purpose Registers (GPR)
  - Instruction and Data SRAM interfaces
  - Memory Protection Unit
  - Microcontroller Application Specific Extension (MCU ASE)
  - Multiply/Divide Unit
  - DSP Module (optional)
  - Debug and profiling support
  - Secure Debug
  - Coprocessor interface
  - Power management
- MIPS32 Architecture Features
  - Vectored interrupts and support for external interrupt controller
  - Programmable exception vector base
  - Simple boot exception vector relocation via 2 externally controlled pins
  - GPR shadow registers (1, 2, 4, 8, or 16 additional shadows can be optionally added to minimize latency for interrupt handlers)
  - Bit field manipulation instructions
  - Virtual memory support (smaller page sizes and hooks for more extensive page table manipulation)
- microMIPS32 Instruction Set Architecture Release 6
  - microMIPS ISA reduces code size over MIPS32, while maintaining MIPS32 performance.
  - Combining both 16-bit and 32-bit opcodes, microMIPS supports all MIPS32 instructions, with new optimized encoding. Frequently used MIPS32 instructions are available as 16-bit instructions.
  - Stack pointer implicit in instruction.
  - MIPS32 assembly and ABI-compatible.
  - Supports MIPS architecture Modules and ASEs.
- MCU<sup>TM</sup> ASE

- Increases the number of interrupt hardware inputs from 6 to 8 for Vectored Interrupt (VI) mode, and from 63 to 255 for External Interrupt Controller (EIC) mode.
- Separate priority and vector generation. 16-bit vector address is provided.
- Hardware assist combined with the use of Shadow Register Sets to reduce interrupt latency during an interrupt's prologue and epilogue.
- An interrupt return with automated interrupt epilogue handling instruction (IRET) improves interrupt latency.
- Supports optional interrupt chaining.
- Two memory-to-memory atomic read-modify-write instructions (ASET and ACLR) eases commonly used semaphore manipulation in microcontroller applications. Interrupts are automatically disabled during the operation to maintain coherency.
- Programmable Cache Sizes
  - Individually configurable instruction and data caches
  - Sizes from 0 64KB
  - 2- or 4-Way Set Associative
  - Loads block only until critical word is available
  - Write-back support
  - 64-byte cache line size, word sectored suitable for standard 64-bit wide single-port SRAM
  - Virtually indexed, physically tagged
  - Cache-line locking support
  - Non-blocking prefetches
- Scratchpad RAM (SPRAM) Support
  - Can optionally replace 1 way of the I- and/or D-cache with a fast Scratchpad RAM
  - Independent external pin interfaces for I- and D-scratchpads
  - 21 index address bits allow access of arrays up to 2MB
  - Interface allows back-stalling the core
- MIPS32 Privileged Resource Architecture (PRA)
  - Count/Compare registers for real-time timer interrupts
- Memory Management Unit
  - Simple Fixed Mapping Translation (FMT) mechanism, or

4-entry instruction and data Translation Lookaside Buffers (ITLB/DTLB) and a 16 or 32 dual-entry joint TLB (JTLB) with variable page sizes. Read, write, and execute page-protection attributes individually programmable.

- Bus Interface Unit (BIU)
  - Supports AMBA-3 -AXI protocol
  - All I/O's fully registered
  - Separate unidirectional 32-bit address (or 40-bit with XPA enabled) and 64-bit data buses
  - Two 16-byte collapsing write buffers
- ECC Support
  - The I-cache, D-cache, ISPRAM, and DSPRAM support optional single error correction and double error detection (SECDED) with correction in software.
- Transmission Parity Support
  - The BIU bus interface support optional parity detection on transactions between master and slave
- MIPS DSP Module (Revision 3.0)
  - Support for MAC operations with four additional pairs of HI/LO accumulator registers (Ac0 Ac3)
  - Fractional data types (Q15, Q31) with rounding support
  - Saturating arithmetic with overflow handling
  - SIMD instructions operate on 2x16-bit or 4x8-bit operands simultaneously
  - Separate MDU pipeline with full-sized hardware multiplier to support back-to-back operations
  - The DSP Module is build-time configurable.
- Multiply/Divide Unit (without DSP)
  - Maximum issue rate of one 32x16 multiply per clock via on-chip 32x16 hardware multiplier array.
  - Maximum issue rate of one 32x32 multiply every other clock
  - Early-in iterative divide. Minimum 11 and maximum 34 clock latency (dividend (rs) sign extension-dependent)
- Multiply/Divide Unit (with DSP configuration)
  - Maximum issue rate of one 32x32 multiply per clock via on-chip 32x32 hardware multiplier array
  - Maximum issue rate of one 32x32 multiply every clock
  - Early-in iterative divide. Minimum 12 and maximum 38 clock latency (dividend (rs) sign extension-dependent)
- Coprocessor 2 interface
  - 64b data width interface to an external coprocessor
- Interrupt Controller Unit
  - An optional feature that provides supports for up to 256 interrupts, configurable at build-time in options of 8, 16, 32, 64, 128, and 256 sources

- Interrupts are configurable as to polarity, level or edge sensitivity, and dual- or single-edge sampling
- Support for MCU ISA
- Includes 32-bit Watchdog timer
- Power Control
  - Minimum frequency: 0 MHz
  - Power-down mode (triggered by WAIT instruction)
- Debug/Profiling and iFlowtrace<sup>™</sup> Mechanism
  - CPU control with start, stop, and single stepping
  - Virtual instruction and data address/value breakpoints
  - Hardware breakpoint supports both address match and address range triggering
  - Optional simple hardware breakpoints on virtual addresses; 8I/4D or 4I/2D breakpoints, or no breakpoints
  - Optional complex hardware breakpoints with 8I/4D simple breakpoints
  - iFlowtrace support for real-time instruction PC and special events
  - PC and/or load/store address sampling for profiling
  - Performance Counters
  - Support for Fast Debug Channel (FDC)
  - Optional trace conversion block (PDT2ATB) converts iFlowtrace signals to ATB interface signals
- Secure Debug
  - An optional feature that disables access via the APB in an untrusted environment
- Testability
  - Full scan design achieves test coverage in excess of 99% (dependent on library and configuration options)
  - Optional memory BIST port instantiation reserved for external BIST engine generation and integration.

#### 1.2 Architecture Overview

The M6250 core contains both required and optional blocks, as shown in Figure 1.1. Required blocks must be implemented to remain MIPS-compliant. Optional blocks can be added to the M6250 core based on the needs of the implementation.

The required blocks are as follows:

- Instruction Decode
- Execution Unit
- General Purpose Registers (GPR)
- Multiply/Divide Unit (MDU)

- System Control Coprocessor (CP0)
- Memory Management Unit (MMU)
- I/D Cache Controllers
- Bus Interface Unit (BIU)
  - Power Management

Optional or configurable blocks include:

- Instruction Cache
- Data Cache
- Scratchpad RAM interface
  - DSP (integrated with MDU)
  - Coprocessor 2 interface
  - Interrupt Controller Unit (ICU)
  - Debug/Trace/Profiling with optional APB Debug, Hardware Breakpoints, PC Sampling, Performance Counters, Fast Debug Channel, and iFlowtrace

# 1.3 Pipeline Flow

The M6250 core implements a 6-stage pipeline. The pipeline allows the processor to achieve high frequency while minimizing device complexity, reducing both cost and power consumption.

The M6250 core pipeline consists of six stages:

- Instruction (I Stage)
- Register (R Stage)
- Align (A Stage)
- Execution (E Stage)
- Memory (M Stage)
- Write (W stage)

The M6250 core implements a bypass mechanism that allows the result of an operation to be forwarded directly to the instruction that needs it without having to write the result to the register and then read it back.

Figure 1.2 shows a diagram of the M6250 core pipeline and TLB used in the MMU.




Figure 1.2 MIPS32® M6250 Core Pipeline

# 1.3.1 I Stage: Instruction Fetch

- An instruction is fetched from the instruction cache.
- The I-TLB performs a virtual-to-physical address translation.

# 1.3.2 R Stage: Register File Access

- · Instructions are partially decoded.
- Register file is read.

• Jump instructions are decoded. If conditions permit, the M6250 core will improve performance by performing early redirection and fetch the next target instruction before the jump-instruction has graduated.

# 1.3.3 A Stage: Address Generation

- Data access addresses are calculated.
- Instructions are fully decoded
- Multiplication Booth recode is performed.

#### 1.3.4 E Stage: Execution

- Branch evaluation is performed, causing a redirect if the instruction branches.
- Arithmetic, logic, and multiplication operations are performed. Depending on the size of the operands, the multiplication operation may be double pumped.
- Division uses an iterative sequence, and is non-blocking until an instruction uses the division result.
- MMU performs address translation for data-access.

# 1.3.5 M Stage: Memory Access

- Data access is performed for load and store instructions.
- On cacheable accesses, store instructions are written to internal write buffers, where the data will be written to external memory or cache as soon as the interface or cache is free or idle.
- On uncacheable accesses, store instructions obeys strongly-ordered memory consistency rules by stalling until the write is the oldest instruction in the pipeline before writing to the external memory.

# 1.3.6 W Stage: Write

- Exceptions are prioritized and flagged.
- Data reads are aligned before writing to the register file.

# 1.4 M6250 Required Logic Blocks

The required logic blocks of the M6250 core (Figure 1.1) are defined in the following subsections.

#### 1.4.1 Execution Unit

The M6250 core execution unit implements a load/store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit.

The execution unit includes:

• Single cycle Arithmetic Logic Unit (ALU) for performing arithmetic, bitwise logical operations and branch target calculation.

- Adder for load/store address calculation
- Address unit for calculating the next PC and next fetch address selection muxes.
- Load Aligner.
- Shifter and Store Aligner.
- Branch condition comparator.
- Bypass muxes to advance result between two instructions with data dependency.
- Leading Zero/One detect unit for implementing the CLZ and CLO instructions.
- Read-modify-write control logic implementing atomic instructions defined in the MCU ASE.
- Actual execution of the Atomic Instructions defined in the MCU ASE.
- A separate DSP ALU and Logic block for performing part of DSP Module instructions, such as arithmetic/shift/compare operations when the DSP function is configured.

# 1.4.2 General Purpose Registers

The M6250 core contains thirty-two 32-bit general-purpose registers used for integer operations and address calculation. Optionally, 1, 2, 4, 8, or 16 additional register file shadow sets (each containing thirty-two registers) can be added to minimize context switching overhead during interrupt/exception processing. The register file is flop-based and is fully bypassed to minimize operation latency in the pipeline.

# 1.4.3 Multiply/Divide Unit (MDU)

The M6250 core includes a multiply/divide unit (MDU) that contains a separate, dedicated pipeline for integer multiply/divide operations and DSP Module multiply instructions (with DSP option). This pipeline operates in parallel with the integer unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows the long-running MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The MIPS architecture defines that the result of a multiply or divide operation be placed in general-purpose registers (without DSP option) or one of four pairs of *HI* and *LO* registers (with DSP enabled).

## 1.4.4 MDU with 32x32 DSP Multiplier with DSP Option

With the DSP configuration option enabled, the MDU supports execution of one 16x16, 32x16, or 32x32 multiply or multiply-accumulate operation every clock cycle with the built in 32x32 multiplier array. The multiplier is shared with DSP Module operations.

The MDU also implements various shift instructions operating on the HI/LO register and multiply instructions as defined in the DSP Module. It supports all the data types required for this purpose and includes four extra HI/LO registers as defined by the Module.

Table 1.1 lists the latencies (number of cycles for an instruction to propagate from the beginning to the end of the core's pipeline) and repeat rates (throughput without data dependency) for the DSP multiply and dot-product operations. The approximate latencies and repeat rates are listed in terms of pipeline clocks.

**Table 1.1 DSP-related Latencies and Repeat Rates** 

Opcode	Latency	Repeat Rate
Multiple and dot-product without saturation after accumulation	6	1
Multiple and dot-product with saturation after accumulation (word)	6	1
Multiply and dot-product with saturation after accumulation (doubleword)	7	1
Accumulator shifter uses immediately previous multiply result.	7	2
Multiply without accumulation	6	1

# 1.4.5 MDU with 32x16 High-Performance Multiplier

Without the DSP option, the high-performance MDU consists of a 32x16 Booth-recoded multiplier, a divide state machine, and the necessary multiplexers and control logic. The first number shown ('32' of 32x16) represents the *rs* operand. The second number ('16' of 32x16) represents the *rt* operand. The M6250 core only checks the value of the *rt* operand to determine how many times the operation must pass through the multiplier. The 16x16 and 32x16 operations pass through the multiplier once. A 32x32 operation passes through the multiplier twice.

The MDU supports execution of one 16x16 or 32x16 multiply or multiply-accumulate operation every clock cycle; 32x32 multiply operations can be issued every other clock cycle. Appropriate interlocks are implemented to stall the issuance of back-to-back 32x32 multiply operations. The multiply operand size is automatically determined by logic built into the MDU.

Table 1.2 and Table 1.3 list the repeat rate (how often the operation can be reissued when there is no data dependency) and latency (number of cycles until a result is available) for the multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks.

Table 1.2 High-Performance Integer Multiply/Divide Unit Latencies and Repeat Rates with DSP

Opcode	Operand Size (mul rt) (div rs)	Latency	Repeat Rate
MUL, MUH,	16 bits	6	1
MULU, MUHU (GPR destination)	32 bits	6	1

Table 1.2 High-Performance Integer Multiply/Divide Unit Latencies and Repeat Rates with DSP

Opcode	Operand Size (mul rt) (div rs)	Latency	Repeat Rate
	4 bits	11/10	8/7
DIV, MOD/ DIVU,	8 bits	15/14	12/11
MODU (GPR destination)	16 bits	23/22	20/19
	24 bits	31/30	28/27
	32 bits	39/38	36/35
MADD/MADDU, MSUB/MSUBU (with DSP)	GPR is 32-bit Accumula- tor is 64-bit	6	1

Table 1.3 High-Performance Integer Multiply/Divide Unit Latencies and Repeat Rates without DSP

Opcode	Operand Size (mul rt) (div rs)	Latency	Repeat Rate
MUL, MUH, MULU, MUHU (GPR destination)	16 bits	6 (I-R-A-E-M- W)	1
	32 bits	7 (I-R-A-E-E- M-W, 32x16 array is in E)	2
	4	11/10	8/7
DIV, MOD/DIVU,	8 bits	15/14	12/11
MODU (GPR destination)	16 bits	23/22	20/19
	24 bits	31/30	28/27
	32 bits	39/38	36/35

# 1.4.6 System Control Coprocessor (CP0)

In the MIPS architecture, CP0 is responsible for the virtual-to-physical address translation and cache protocols, the exception control system, the processor's diagnostics capability, the operating modes (kernel, user, and debug), and whether interrupts are enabled or disabled. Configuration information, such as cache size and set associativity, presence of build-time options, such as microMIPS or Coprocessor 2 interface, is also available by accessing the CP0 registers.

Coprocessor 0 also contains the logic for identifying and managing exceptions. Exceptions can be caused by a variety of sources, including boundary cases in data, external events, or program errors.

# 1.4.7 Interrupt Handling

The M6250 core includes support for eight hardware interrupt pins, two software interrupts, and a timer interrupt. These interrupts can be used in any of three interrupt modes, as defined by Release 2 of the MIPS32 Architecture:

- Interrupt compatibility mode, which acts identically to that in an implementation of Release 1 of the Architecture.
- Vectored Interrupt (VI) mode, which adds the ability to prioritize and vector interrupts to a handler dedicated
  to that interrupt, and to assign a GPR shadow set for use during interrupt processing. The presence of this
  mode is denoted by the *VInt* bit in the *Config3* register. This mode is architecturally optional; but it is always
  present on the M6250 core, so the *VInt* bit will always read as a 1 for the M6250 core.
- External Interrupt Controller (EIC) mode, which redefines the way in which interrupts are handled to provide full support for an external interrupt controller handling prioritization and vectoring of interrupts. The presence of this mode is indicated by the *VEIC* bit in the *Config3* register. Again, this mode is architecturally optional. On the M6250 core, the *VEIC* bit is set externally by the static input *SI\_EICPresent*, which allows system logic to indicate the presence of an external interrupt controller.

The reset state of the processor is interrupt compatibility mode, such that processors supporting Release 6 of the Architecture (such as the M6250 core) are fully compatible with implementations of Release 1 of the Architecture.

VI or EIC interrupt modes can be combined with the optional shadow registers to specify which shadow set should be used on entry to a particular vector. The shadow registers improve interrupt latency by avoiding the need to save context when invoking an interrupt handler.

In the M6250 core, interrupt latency is reduced by:

- Speculative interrupt-vector prefetching during the pipeline flush.
- Interrupt Automated Prologue (IAP) in hardware: Shadow Register Sets remove the need to save GPRs, and IAP removes the need to save specific Control Registers when handling an interrupt.
- Interrupt Automated Epilogue (IAE) in hardware: Shadow Register Sets remove the need to restore GPRs, and IAE removes the need to restore specific Control Registers when returning from an interrupt.
- Allow interrupt chaining. When servicing an interrupt and interrupt chaining is enabled, there is no need to return from the current Interrupt Service Routine (ISR) if there is another valid interrupt pending to be serviced. The control of the processor can jump directly from the current ISR to the next ISR without IAE and IAP.
- Simple exception vector relocation via the externally controlled pin SI\_Offset.

#### 1.4.8 GPR Shadow Registers

The MIPS32 Architecture optionally removes the need to save and restore GPRs on entry to high-priority interrupts or exceptions, and to provide specified processor modes with the same capability. This is done by introducing multiple copies of the GPRs, called *shadow sets*, and allowing privileged software to associate a shadow set with entry to kernel mode via an interrupt vector or exception. The normal GPRs are logically considered shadow set zero.

The number of GPR shadow sets is a build-time option. The M6250 core allows 1 (the normal GPRs), 2, 4, 8, or 16 shadow sets. The highest number actually implemented is indicated by the *SRSCtl<sub>HSS</sub>* field. If this field is zero, only the normal GPRs are implemented.

Shadow sets are new copies of the GPRs that can be substituted for the normal GPRs on entry to kernel mode via an interrupt or exception. Once a shadow set is bound to a kernel-mode entry condition, references to GPRs operate exactly as one would expect, but they are redirected to registers that are dedicated to that condition. Privileged software may need to reference all GPRs in the register file, even specific shadow registers that are not visible in the current mode, and the RDPGPR and WRPGPR instructions are used for this purpose. The CSS field of the SRSCtl register provides the number of the current shadow register set, and the PSS field of the SRSCtl register provides the number of the previous shadow register set that was current before the last exception or interrupt occurred.

If the processor is operating in VI interrupt mode, binding of a vectored interrupt to a shadow set is done by writing to the *SRSMap* register. If the processor is operating in EIC interrupt mode, the binding of the interrupt to a specific shadow set is provided by the external interrupt controller and is configured in an implementation-dependent way. Binding of an exception or non-vectored interrupt to a shadow set is done by writing to the *ESS* field of the *SRSCtl* register. When an exception or interrupt occurs, the value of *SRSCtl*<sub>CSS</sub> is copied to *SRSCtl*<sub>PSS</sub>, and *SRSCtl*<sub>CSS</sub> is set to the value taken from the appropriate source. On an ERET, the value of *SRSCtl*<sub>PSS</sub> is copied back into *SRSCtl*<sub>CSS</sub> to restore the shadow set of the mode to which control returns.

# 1.4.9 Modes of Operation

The M6250 core implements three modes of operation:

- *User mode* is most often used for applications programs.
- *Kernel mode* is typically used for handling exceptions and operating-system kernel functions, including CP0 management and I/O device accesses.
- *Debug mode* is used during system bring-up and software development. Refer to the Chapter 9, "Debug Support in the M6250 Core" on page 216 for more information on debug mode.

Figure 1.3 shows the virtual address map of the MIPS Architecture.




Figure 1.3 M6250 Core Virtual Address Map

 This space is mapped to memory in user or kernel mode, and by the Debug module in debug mode.

# 1.4.10 Memory Management Unit (MMU)

The M6250 core offers one of the two choices of MMU that interfaces between the execution unit and the cache controller, namely Translation Lookaside Buffer (TLB) and Fixed Mapping Translation (FMT).

# 1.4.11 Fixed Mapping Translation (FMT)

A FMT is smaller and simpler than a TLB. Like a TLB, the FMT performs virtual-to-physical address translation and provides attributes for the different segments. Those segments that are unmapped in a TLB implementation (kseg0 and kseg1) are translated identically by the FMT.

#### 1.4.11.1 Translation Lookaside Buffer (TLB)

A TLB-based MMU consists of three translation buffers: a 32 or 16 dual-entry fully associative Joint TLB (JTLB), a 4-entry fully associative Instruction TLB (ITLB), and a 4-entry fully associative data TLB (DTLB).

When an instruction address is calculated, the virtual address is compared to the contents of the 4-entry ITLB. If the address is not found in the ITLB, the JTLB is accessed. If the entry is found in the JTLB, that entry is then written into the ITLB. If the address is not found in the JTLB, a TLB refill exception is taken.

When a data address is calculated, the virtual address is compared to both the 4-entry DTLB and the JTLB. If the address is not found in the DTLB, but is found in the JTLB, that address is immediately written to the DTLB. If the address is not found in the JTLB, a TLB refill exception is taken.

The M6250 core TLB allows pages to be protected by a read-inhibit and an execute-inhibit attribute in addition to the write-protection attribute defined by the MIPS32 PRA.

Figure 1.4 shows how the FMT is implemented in the M6250 core.

Figure 1.4 Address Translation During Cache Access with FMT Implementation





Figure 1.5 shows how the ITLB, DTLB, and JTLB are implemented in the M6250 core.

Figure 1.5 Address Translation During a Cache Access with TLB Implementation



The TLB consists of three address translation buffers:

- 32 or 16 dual-entry fully associative Joint TLB (JTLB)
- 4-entry fully associative Instruction TLB (ITLB)
- 4-entry fully associative Data TLB (DTLB)

#### 1.4.11.2 Joint TLB (JTLB)

The M6250 core implements a 16 or 32 dual-entry, fully associative JTLB that maps 32 virtual pages to their corresponding physical addresses. The purpose of the TLB is to translate virtual addresses and their corresponding ASIDs into a physical memory address. The translation is performed by comparing the upper bits of the virtual address (along with the ASID) against each of the entries in the *tag* portion of the joint TLB structure.

The JTLB is organized as pairs of even and odd entries containing pages that range in size from 4-Kbytes to 256-Mbytes into the 4-Gbyte physical address space. By default, the minimum page size is normally 4-Kbytes on the M6250 core.

The JTLB is organized in page pairs to minimize the overall size. Each *tag* entry corresponds to 2 data entries: an even page entry and an odd page entry. The highest order virtual address bit not participating in the tag comparison is used to determine which of the data entries is used. Since page size can vary on a page-pair basis, the determination of which address bits participate in the comparison and which bit is used to make the even-odd determination is decided dynamically during the TLB look-up.

#### 1.4.11.3 Instruction TLB (ITLB)

The ITLB is a small 4-entry, fully associative TLB dedicated to performing translations for the instruction stream. The ITLB only maps minimum sized pages/subpages. The minimum page size is 4-Kbyte.

The ITLB is managed by hardware and is transparent to software. The larger JTLB is used as a backing store for the ITLB. If a fetch address cannot be translated by the ITLB, the JTLB is used to attempt to translate it in the following clock cycle. If successful, the translation information is copied into the ITLB for future use. There is a two-cycle ITLB miss penalty.

#### 1.4.11.4 Data TLB (DTLB)

The DTLB is a small 4-entry, fully associative TLB dedicated to performing translations for loads and stores. Similar to the ITLB, the DTLB only maps 4-Kbyte pages/subpages.

The DTLB is managed by hardware and is transparent to software. The larger JTLB is used as a backing store for the DTLB. The JTLB is looked-up in parallel with the DTLB to minimize the DTLB miss penalty. If the JTLB translation is successful, the translation information is copied into the DTLB for future use. There is a one cycle DTLB miss penalty.

#### 1.4.12 Cache Controllers

The M6250 core instruction and data cache controllers support caches of various sizes, organizations, and set-associativity. For example, the data cache can be 2 Kbytes in size and 2-way set associative, while the instruction cache can be 8 Kbytes in size and 4-way set associative. Each cache can each be accessed in a single processor cycle. In addition, each cache has its own 64-bit data path, and both caches can be accessed in the same pipeline clock cycle. Refer to the section entitled "Optional or Configurable Logic Blocks" on page 35 for more information on instruction and data cache organization.

The cache controllers also have built-in support for replacing one way of the cache with a scratchpad RAM. Scratchpad RAMs are described in the MIPS32® M6250 Processor Core Family Integrator's Guide [2].

# 1.4.13 Bus Interface Unit (BIU)

The Bus Interface Unit (BIU) serves as the interface between the M6250 core and the outside world. Primarily, the BIU receives read/write requests from the cache controller. These requests will be arbitrated and turned into bus transactions via the AMBA-3 -AXI protocol. The characteristics of the BIU are:

- Supports a 64-bit wide data bus
- Supports single read/write transactions and 8-beat wrap transactions
- The interface will always request critical-word first if necessary
- AWID, ARID, and RID are supported. Reads can be interleaved.
- Because all loads in M6250 are blocking, there can only be at most 3 outstanding read transactions at any time (one instruction fetch, one data read, one non-blocking data prefetch). Reads can be interleaved
- CPU does not necessarily wait for the write response before placing the next write transaction. The only exception to this rule is an SC instruction
- On cache misses, two cycles are required to place the memory request onto the BIU.
- All writes are posted.

#### 1.4.14 Hardware Reset

The M6250 core has two reset input signals: SI\_WarmResetN and SI\_ColdResetN. These two signals are used to initialize critical hardware state.

Both reset signals are active Low and can be asserted synchronously or asynchronously to the core clock, *SI\_ClkIn*, and will trigger a Reset exception. The CPU will internally generate a reset pulse of 6 clock cycles, whereupon the core will exit reset synchronously.

The primary difference between the two reset signals is that  $SI\_WarmResetN$  allows the core to enter debug mode at the end of reset through the DbgBOOT mechanism. With  $SI\_ColdResetN$ , that bootmode is not allowed, and the core will begin fetching code in Kernel mode at the end of reset. The reset behavior is summarized in Table 1.4.

SI_WarmResetN	SI_ColdResetN	Action
1	1	Normal operation, no reset.
0	1	Reset exception; sets Status <sub>SR</sub> bit.
X	0	Reset exception.

**Table 1.4 Reset Types** 

One or both of the reset signals must be asserted at power-on or whenever hardware initialization of the core is desired. A cold reset typically occurs when the machine is first turned on. A warm reset usually occurs when the

machine is already on, and the system is rebooted. SI\_WarmResetN sets a bit in the Status register; this bit could be used by software to distinguish between the two reset signals, if desired.

# 1.4.15 Power Management

The M6250 core offers a number of power management features, including low-power design, active power management, and power-down modes of operation. The core is a static design that supports slowing or halting the clocks, which reduces system power consumption during idle periods.

The M6250 core provides two mechanisms for system-level low-power support:

- Register-controlled power management
- Instruction-controlled power management

#### 1.4.15.1 Register-Controlled Power Management

The power-management function is supported by three bits,  $Status_{EXL}$ ,  $Status_{ERL}$ , and  $Debug_{DM}$  support the power-management function, which allows the user to change the power state if an exception or error occurs while the core is in a low-power state. Depending on what type of exception is taken, one of these three bits will be asserted and reflected on the  $SI\_EXL$ ,  $SI\_ERL$ , or  $EJ\_DebugM$  outputs. The external agent can look at these signals and determine whether or not to leave the low-power state to service the exception.

Three bits,  $Status_{EXL}$ ,  $Status_{ERL}$ , and  $Debug_{DM}$ , support the power-management function by allowing the user to change the power state if an exception or error occurs while the core is in a low-power state. Depending on what type of exception is taken, one of these three bits will be asserted and reflected on the  $SI_EXL$ ,  $SI_ERL$ , or  $EJ_DebugM$  outputs. The external agent can look at these signals and determine whether to leave the low-power state to service the exception.

The following four power-down signals are part of the system interface and change state as the corresponding bits in the CP0 registers are set or cleared:

- The SI\_EXL signal represents the state of the EXL bit (1) in the CPO Status register.
- The SI\_ERL signal represents the state of the ERL bit (2) in the CPO Status register.
- The EJ\_DebugM signal represents the state of the DM bit (30) in the CP0 Debug register.

#### 1.4.15.2 Instruction-Controlled Power Management

The second mechanism for invoking power-down mode is by executing the WAIT instruction. When the WAIT instruction is executed, the internal clock is suspended; however, the internal timer and some of the input pins (SI\_Int[7:0], SI\_NMI, SI\_WarmResetN, and SI\_ColdResetN) continue to run. Once the CPU is in instruction-controlled power management mode, any interrupt, NMI, or reset condition causes the CPU to exit this mode and resume normal operation.

The M6250 core asserts the SI\_Sleep signal, which is part of the system interface bus, whenever the WAIT instruction is executed. The assertion of SI\_Sleep indicates that the clock has stopped and the M6250 core is waiting for an interrupt.

# 1.5 Optional or Configurable Logic Blocks

The M6250 core contains several optional or configurable logic blocks, shown as shaded in the block diagram in Figure 1.1.

### 1.5.1 Data Integrity

The M6250 core optionally supports single-error correction and double-error detection (SECDED). Errors are reported in CP0 registers and rely on software correction. ECC is generated or checked for valid byte lanes.

In addition to ECC protection, the M6250 core also offers data integrity protection on uncached data transmissions. Parity is generated and checked for every 8 bits of data transferred, and for every 32 bits of address transferred.

## 1.5.2 Extended Physical Addressing (XPA)

In TLB designs, the physical address can optionally be extended to 40-bits. This allows the M6250 core to be used in applications that execute larger programs.

#### 1.5.3 DSP Module

The M6250 core implements an optional DSP Module to benefit a wide range of DSP, Media, and DSP-like algorithms. The DSP module is highly integrated with the Execution Unit and the MDU in order to share common logic and to include support for operations on fractional data types, saturating arithmetic, and register SIMD operations. Fractional data types Q15 and Q31 are supported. Register SIMD operations can perform up to four simultaneous add, subtract, or shift operations and two simultaneous multiply operations.

In addition, the DSP Module includes some key features that efficiently address specific problems often encountered in DSP applications. These include, for example, support for complex multiply, variable-bit insert and extract, and implementation and use of virtual circular buffers. The extension also makes available four additional sets of HI-LO accumulators to better facilitate common accumulate functions such as filter operation and convolutions.

# 1.5.4 Coprocessor 2 Interface

The M6250 core can be configured to have an interface for an on-chip coprocessor. This coprocessor can be tightly coupled to the processor core, allowing high-performance solutions integrating a graphics accelerator or DSP, for example.

The coprocessor interface is extensible and standardized on MIPS cores, allowing for design reuse. The M6250 core supports a subset of the full coprocessor interface standard: 64b data transfer, no Coprocessor 1 support, and single issue in-order data transfer to coprocessor.

The coprocessor interface is designed to ease integration with customer IP. The interface allows high-performance communication between the core and coprocessor. There are no late or critical signals on the interface.

#### 1.5.5 Debug Support

The M6250 core provides for an Debug interface via the MIPS Debug Hub (MDH) and Advanced Peripheral Bus (APB) interface. MDH provides the capability for connection to a JTAG or APB compatible debug system for improved debug performance and support for multi-core systems. For more information, refer to the MIPS® Debug Hub Technical Reference Manual [5].

The M6250 core also provides a special Debug mode of operation, in addition to the standard User mode and Kernel modes of operation. Debug mode is entered after a debug exception is taken and continues until a debug exception return (DERET) instruction is executed. During this time, the processor executes the debug exception handler routine.

### 1.5.6 Interrupt Controller Unit (ICU)

This release includes the Interrupt Controller Unit (ICU). The ICU is a configurable IP that supports the following features:

- Accepts up to 256 interrupt sources configurable at build-time in options of 8, 16, 32, 64, 128 and 256 sources.
- Supports MCU ASE where output drives a requested interrupt priority level.
- Distributes (hardwired) interrupt sources to the core.
- Backward compatibility with pre-defined MIPS Technologies interrupt modes, configurable by software.
- Supports interrupt source sensitivity (level-positive, level-negative, edge-positive, edge-negative, dual-edge-sensitive) at build-time. All sources are normalized to positive, level-sensitive signals.
- Interrupt Pending mask feature
- Interrupt sources are mapped to SI\_Int[7:0] or NMI. Mapping is software-controlled, and control registers are extended to reflect the widening of the SI\_Int output bus.
- A single 32-bit watch-dog timer
- Supports EIC Shadow set use in EIC interrupt mode capability. Shadow set values are hardwired (a build-time option)

The ICU is described in detail in the MIPS® Interrupt Controller User's Guide [16].

## 1.6 Testability

Testability for production testing of the core is supported through the use of internal scan.

#### 1.6.1 Internal Scan

Full mux-based scan for maximum test coverage is supported, with a configurable number of scan chains. ATPG test coverage can exceed 99%, depending on standard cell libraries and configuration options.

### 1.6.2 User-specified Memory BIST

Memory BIST can be inserted with a CAD tool or other user-specified method. Wrapper modules and special side-band signal buses of configurable width are provided within the core to facilitate this approach.

# 1.7 Build-Time Configuration Options

The M6250 core allows a number of features to be customized based on the intended application. Table 1.5 summarizes the key configuration options that can be selected when the core is synthesized and implemented.

For a core that has already been built, software can determine the value of many of these options by checking an appropriate register field. Refer to the MIPS32® M6250 Processor Core Family Programmer's Guide for a more

#### Introduction

complete description of these fields. The value of some options that do not have a functional effect on the core are not visible to software.

**Table 1.5 CPU Build-time Configuration Options** 

Options	Software Visibility
1, 2, 4, 8 or 16	$SRSCtl_{HSS}$
FMT or TLB	$ConfigO_{ m MT}$
16 or 32 dual entries	Config1 <sub>MMUSize</sub>
Present or not	$Config3_{DSPP}$ and $Config3_{DSP2P}$
Present or not	N/A
Present or not	DCR <sub>FDCI</sub>
0/0, 4/2, or 8/4	DCR <sub>InstBrk</sub> , IBS <sub>BCN</sub> DCR <sub>DataBrk</sub> , DBS <sub>BCN</sub>
By address match, or address match and address range	BCn <sub>hwart</sub> and DBCn <sub>hwart</sub>
0/0 or 8/4	DCR <sub>CBT</sub>
Present or not	$Config1_{PC}$
Present or not	Config3 <sub>ITL</sub>
256B - 8MB	ITCBRDP
Present or not	IFCTL <sub>OfC</sub>
Present or not	$Config1_{C2*}$
Present or not. If present, 8, 16, 32, 64, 128, 256 interrupts, interrupt polarity and edge/level sensitivity, and mapped shadow set value.	N/A
Present or not	Config <sub>ISP</sub> *
Present or not	Config <sub>DSP</sub> *
0 - 64 KB	Config1 <sub>IL</sub> , Config1 <sub>IS</sub>
0, 2, or 4	Config l <sub>IA</sub>
0 - 64 KB	$Config1_{ m DL}, Config1_{ m DS}$
0, 2, or 4	Config l <sub>DA</sub>
Present or not (Note: A sample HCI module is provided, but SoC designers will need to be responsible for an HCI module suitable for the design and placed in the RAM-wrappers.)	Config7 <sub>HCI</sub>
	1, 2, 4, 8 or 16  FMT or TLB  16 or 32 dual entries  Present or not  Present or not  Present or not  O/0, 4/2, or 8/4  By address match, or address range  O/0 or 8/4  Present or not  O - 64 KB  O, 2, or 4  Present or not  O - 64 KB  O, 2, or 4  Present or not  (Note: A sample HCI module is provided, but SoC designers will need to be responsible for an HCI module

MIPS32® M6250 Processor Core Family Programmer's Guide, Revision 01.00

**Table 1.5 CPU Build-time Configuration Options (Continued)** 

Feature	Options	Software Visibility			
Cache & ScratchPad RAM ECC	Present or not	$ErrCtl_{EE}$			
Parity on data and address bus	Present or not	$ErrCtl_{PE}$			
Interrupt synchronizers	Present or not	N/A			
Interrupt Vector Offset Compute from Vector Input or Immediate Offset N/A					
* These bits indicate the presence of an external block. Bits will not be set if interface is present, but block is not.					

## The MIPS® DSP Module

The M6250 includes support for the MIPS DSP Module Revision 3 that provides enhanced performance capabilities for a wide range of signal-processing applications, with computational support for fractional data types, SIMD, saturation, and other operations that are commonly used in these applications.

Refer to MIPS® Architecture For Programmers Volume IV-e [14] or [14] for a general description of the DSP Module and detailed descriptions of the DSP instructions. Additional programming information is contained in Five Methods of Utilizing the MIPS® DSP Module [17], and Efficient DSP Module Programming in C: Tips and Tricks [17].

## 2.1 Additional Register State for the DSP Module

The DSP Module defines four accumulator registers and one additional control/status register, as described below. These registers require the operating system to recognize the presence of the DSP Module and to include these additional registers in the context save and restore operations.

### 2.1.1 HI/LO Registers

The DSP Module includes four HI/LO accumulator registe1 fcr pairs (ac0, ac1, ac2, and ac3). These registers improve the parallelization of independent accumulation routines—for example, filter operations, convolutions, etc. DSP instructions that target the accumulators use two instruction bits to specify the destination accumulator.

## 2.1.2 DSPControl Register

The DSPControl register contains control and status information used by DSP instructions. Figure 2.1 illustrates the bits in this register, and Table 2.1 describes their usage.

Figure 2.1 MIPS32® DSP Module Control Register (DSPControl) Format

31	28	27 24	23	16	15	14	13	12	7	6	5	0
	0	ccond		ouflag	0	EFI	С	scount		0	pos	

Table 2.1 MIPS® DSP Module Control Register (DSPControl) Field Descriptions

Fie	elds		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
0	31:28	Reserved. Used in the MIPS64 architecture but not used in the MIPS32 architecture. Must be written as zero; returns zero on read.	0	0	Required

Table 2.1 MIPS® DSP Module Control Register (DSPControl) Field Descriptions (Continued)

Fields			Dood /	Doggt	
Name	Bits	Description	Read / Write	Reset State	Compliance
ccond	27:24	Condition code bits set by compare instructions. The compare instruction sets the right-most bits as required by the number of elements in the vector compare. Bits not set by the instruction remain unchanged.	R/W	0	Required
ouflag	23:16	This field is written by hardware when certain instructions overflow or underflow and may have been saturated. See Table 2.2 for a full list of which bits are set by what instructions.	R/W	0	Required
EFI	14	Extract Fail Indicator. This bit is set to 1 when an EXTP, EXTPV, EXTPDP, or EXTPDP instruction fails. These instructions fail when there are insufficient bits to extract, that is, when the value of pos in <i>DSPControl</i> is less than the value of size specified in the instruction. This bit is not sticky, so each invocation of one of the four instructions will reset the bit depending on whether or not the instruction failed.	R/W	0	Required
С	13	Carry bit. This bit is set and used by special add instructions that implement a 64-bit add across two GPRs. The ADDSC instruction sets the bit and the ADDWC instruction uses this bit.	R/W	0	Required
scount	12:7	This field is for use by the INSV instruction. The value of this field is used to specify the size of the bit field to be inserted.	R/W	0	Required
pos	5:0	This field is used by the variable insert instructions INSV to specify the insert position.  It is also used to indicate the extract position for the EXTP, EXTPV, EXTPDP, and EXTPDPV instructions. The decrement pos (DP) variants of these instructions on completion will have decremented the value of pos (by the size amount).  The MTHLIP instruction will increment the pos value by 32 after copying the value of <i>LO</i> to <i>HI</i> .	R/W	0	Required
0	15:13	Must be written as zero; returns zero on read.	0	0	Reserved

The bits of the overflow flag outlag field in the *DSPControl* register are set by a number of instructions, as described in Table 2.2. These bits are sticky and can be reset only by an explicit write to these bits in the register (using the WRDSP instruction).

Table 2.2 DSPControl ouflag Bits

Bit Number	Description
16	This bit is set when the destination is accumulator ( <i>HI-LO</i> pair) zero, and an operation overflow or underflow occurs. These instructions are: DPAQ_S, DPAQ_SA, DPSQ_S, DPSQ_SA, DPAQX_S, DPAQX_SA, DPSQX_SA, MAQ_S, MAQ_SA and MULSAQ_S.
17	Same instructions as above, when the destination is accumulator ( <i>HI-LO</i> pair) one.

Table 2.2 DSPControl (Continued) ouflag Bits

Bit Number	Description
18	Same instructions as above, when the destination is accumulator (HI-LO pair) two.
19	Same instructions as above, when the destination is accumulator (HI-LO pair) three.
20	Instructions that set this bit on an overflow/underflow: ABSQ_S, ADDQ, ADDQ_S, ADDU, ADDU_S, ADDWC, SUBQ, SUBQ_S, SUBU and SUBU_S.
21	Instructions that set this bit on an overflow/underflow: MUL, MUL_S, MULEQ_S, MULEU_S, MULQ_RS, and MULQ_S.
22	Instructions that set this bit on an overflow/underflow: PRECRQ_RS, SHLL, SHLL_S, SHLLV, and SHLLV_S.
23	Instructions that set this bit on an overflow/underflow: EXTR, EXTR_S, EXTR_RS, EXTRV, and EXTRV_RS.

### 2.2 Software Detection of the DSP Module

The presence of the MIPS DSP Module Revision 3 in the M6250 core is indicated by five static CP0 register bits. In the *Config* register, the three *AR* (*Architecture Revision*) bits indicate the implementation of Revision 6 of the MIPS32 architecture; in the *Config*3 register, the *DSPP* (*DSP Present*) bit indicates the presence of the DSP Module, and the *DSP2P* (*DSP Rev2 Present*) bit indicates the presence of the MIPS DSP Module Revision 2 or higher. Because the DSP Module is always supplied with the M6250 processor core and is configurable, the *DSPP* and *DSP2P* are always preset to 0's or 1's.

The MX (DSP Module Enable) read/write bit in the CP0 Status register must be set to enable access to the additional instructions defined by the DSP Module, as well as to the MTLO/HI, MFLO/HI instructions that access accumulators ac0, ac1, ac2, and ac3. Executing a DSP Module instruction or the MTLO/HI, MFLO/HI instructions with this bit set to zero causes a DSP State Disabled Exception (exception code 26 in the CP0 Cause register). This exception can be used by system software to do lazy context switching.

# **Memory Management of the M6250 Core**

The M6250 processor core includes a Memory Management Unit (MMU) that interfaces between the execution unit and the cache controller. The M6250 core contains either a Translation Lookaside Buffer (TLB) or a simpler Fixed Mapping Translation (FMT) style MMU, specified as a build-time option when the core is implemented.

#### 3.1 Introduction

The MMU in a M6250 processor core translates a virtual address to a physical address beforethe request is sent to the cache controllers for tag comparison or to the bus interface unit for an external memory reference. This translation is a very useful feature for operating systems when trying to manage physical memory to accommodate multiple tasks active in the same memory, possibly on the same virtual address space but in different locations in physical memory. Other features handled by the MMU are protection of memory areas and defining cache protocols.

By default, the MMU is TLB based. The TLB consists of three address translation buffers: a 16 or 32 dual-entry fully associative Joint TLB (JTLB), a 4-entry instruction micro TLB (ITLB), and a 4-entry data micro TLB (DTLB). When an address is translated, the appropriate micro TLB (ITLB or DTLB) is accessed first. If the translation is not found in the micro TLB, the JTLB is accessed. If there is a miss in the JTLB, an exception is taken.

Optionally, the MMU can be based on a simple algorithm to translate virtual addresses to physical addresses via a Fixed Mapping Translation (FMT) mechanism. These translations are different for various regions of the virtual address space (useg/kuseg, kseg0, kseg1, kseg2/3).

## 3.1.1 Memory Management Unit (MMU)

The M6250 core offers one of the two choices of MMU that interfaces between the execution unit and the cache controller, namely a Translation Lookaside Buffer (TLB) and Fixed Mapping Translation (FMT).

#### 3.1.1.1 Fixed Mapping Translation (FMT)

An FMT is smaller and simpler than a TLB. Like a TLB, the FMT performs virtual-to-physical address translation and provides attributes for the different segments. Those segments that are unmapped in a TLB implementation (kseg0 and kseg1) are translated identically by the FMT.

#### 3.1.1.2 Translation Lookaside Buffer (TLB)

A TLB-based MMU consists of three translation buffers: a 16 or 32 dual-entry fully associative Joint TLB (JTLB), a 4-entry fully associative Instruction TLB (ITLB), and a 4-entry fully associative data TLB (DTLB).

When an instruction address is calculated, the virtual address is compared to the contents of the 4-entry ITLB. If the address is not found in the ITLB, the JTLB is accessed. If the entry is found in the JTLB, that entry is then written into the ITLB. If the address is not found in the JTLB, a TLB refill exception is taken.

#### **Memory Management of the M6250 Core**

When a data address is calculated, the virtual address is compared to both the 4-entry DTLB and the JTLB. If the address is not found in the DTLB, but is found in the JTLB, that address is immediately written to the DTLB. If the address is not found in the JTLB, a TLB refill exception is taken.

The M6250 core TLB allows pages to be protected by a read-inhibit and an execute-inhibit attribute in addition to the write-protection attribute defined by the MIPS32 PRA.

Figure 3.1 shows how the TLB based memory management unit interacts with cache accesses in the M6250 core, while Figure 3.2 shows how the FMT based memory management unit interacts.





Figure 3.1 Address Translation During a Cache Access with TLB MMU

Figure 3.2 Address Translation During a Cache Access with FMT MMU



# 3.2 Modes of Operation

The M6250 core implements three modes of operation:

#### Memory Management of the M6250 Core

- *User mode* is most often used for applications programs.
- *Kernel mode* is typically used for handling exceptions and operating-system kernel functions, including CP0 management and I/O device accesses.
- *Debug mode* is used during system bring-up and software development.

User mode is most often used for application programs. Kernel mode is typically used for handling exceptions and privileged operating system functions, including CP0 management and I/O device accesses. Debug mode is used for software debugging and most likely occurs within a software development tool.

The address translation performed by the MMU depends on the mode in which the processor is operating.

## 3.2.1 Virtual Memory Segments

The Virtual memory segments differ depending on the mode of operation. Figure 3.3 shows the segmentation for the 4 GByte (2<sup>32</sup> bytes) virtual memory space addressed by a 32-bit virtual address, for the three modes of operation.

The core enters Kernel mode both at reset and when an exception is recognized. While in Kernel mode, software has access to the entire address space, as well as all CP0 registers. User mode accesses are limited to a subset of the virtual address space (0x0000\_0000 to 0x7FFF\_FFFF) and can be inhibited from accessing CP0 functions. In User mode, virtual addresses 0x8000\_0000 to 0xFFFF\_FFFF are invalid and cause an exception if accessed.

Debug mode is entered on a debug exception. While in Debug mode, the debug software has access to the same address space and CP0 registers as for Kernel mode. In addition, while in Debug mode the core has access to the debug segment dseg. This area overlays part of the kernel segment kseg3. dseg access in Debug mode can be turned on or off, allowing full access to the entire kseg3 in Debug mode, if so desired.




Figure 3.3 M6250 processor core Virtual Memory Map

Each of the segments shown in Figure 3.3 are either mapped or unmapped. The following two sub-sections explain the distinction. Then sections 3.2.2 "User Mode", 3.2.3 "Kernel Mode" and 3.2.4 "Debug Mode" specify which segments are actually mapped and unmapped.

#### 3.2.1.1 Unmapped Segments

An unmapped segment does not use the TLB or the FMT to translate from virtual-to-physical addresses. Especially after reset, it is important to have unmapped memory segments, because the TLB is not yet programmed to perform the translation.

Unmapped segments have a fixed simple translation from virtual to physical address. This is much like the translations the FMT provides for the M6250 core, but we will still make the distinction.

Except for kseg0, unmapped segments are always uncached. The cacheability of kseg0 is set in the K0 field of the CP0 Config register.

#### 3.2.1.2 Mapped Segments

A mapped segment does use the TLB or the FMT to translate from virtual-to-physical addresses.

The translation of mapped segments is handled on a per-page basis. Included in this translation is information defining whether the page is cacheable or not, and the protection attributes that apply to the page.

For the M6250 core, the mapped segments have a fixed translation from virtual to physical address. The cacheability of the segment is defined in the CP0 *Config* register fields *K23* and *KU*. Write protection of segments is not possible during FMT translation.

#### 3.2.2 User Mode

In user mode, a single 2 GByte (2<sup>31</sup> bytes) uniform virtual address space called the user segment (useg) is available. Figure 3.4 shows the location of user mode virtual address space.

32 bit

0xFFFF\_FFFF
Address
Error

0x8000\_0000
0x7FFF\_FFFF
2GB
Mapped useg

0x0000\_0000

Figure 3.4 User Mode Virtual Address Space

The user segment starts at address 0x0000\_0000 and ends at address 0x7FFF\_FFFF. Accesses to all other addresses cause an address error exception.

The processor operates in User mode when the Status register contains the following bit values:

- *UM* = 1
- EXL = 0
- ERL = 0

In addition to the above values, the DM bit in the Debug register must be 0.

Table 3.1 lists the characteristics of the useg User mode segments.

**Table 3.1 User Mode Segments** 

	Stat	tus Regis	ster			
Address Bit		Bit Value		Segment		
Value	EXL	ERL	UM	Name	Address Range	Segment Size
32-bit $A(31) = 0$	0	0	1	useg	0x0000_0000> 0x7FFF_FFFF	2 GByte (2 <sup>31</sup> bytes)

All valid user mode virtual addresses have their most significant bit cleared to 0, indicating that user mode can only access the lower half of the virtual memory map. Any attempt to reference an address with the most significant bit set while in user mode causes an address error exception.

The system maps all references to *useg* through the TLB or FMT. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address before translation. Also for the M6250 core, bit settings within the TLB entry for the page determine the cacheability of a reference.

#### 3.2.3 Kernel Mode

The processor operates in Kernel mode when the *DM* bit in the *Debug* register is 0 and the *Status* register contains one or more of the following values:

- UM = 0
- ERL = 1
- EXL = 1

When a non-debug exception is detected, *EXL* or *ERL* will be set and the processor will enter Kernel mode. At the end of the exception handler routine, an Exception Return (ERET) instruction is generally executed. The ERET instruction jumps to the Exception PC, clears *ERL*, and clears *EXL* if *ERL*=0. This may return the processor to User mode.

Kernel mode virtual address space is divided into regions differentiated by the high-order bits of the virtual address, as shown in Figure 3.5. Also, Table 3.2 lists the characteristics of the Kernel mode segments.

Figure 3.5 Kernel Mode Virtual Address Space

0xFFFF_FFFF 0xE000 0000	Kernel virtual address space Mapped, 512MB	kseg3
_		
0xDFFF_FFFF		
0xC000_0000	Kernel virtual address space Mapped, 512MB	kseg2
0xBFFF_FFFF		
0xA000_0000 0x9FFF_FFFF	Kernel virtual address space Unmapped, Uncached, 512MB	kseg1
	Kernel virtual address space	
	· · · · · · · · · · · · · · · · · · ·	kseg0
0 0000 0000	Unmapped, 512MB	
0x8000_0000		
0x7FFF FFFF		
	Mapped, 2048MB	kuseg
0x0000_0000		

**Table 3.2 Kernel Mode Segments** 

Address Bit		Register hese Va		Segment		Segment
Values	UM	EXL	ERL	Name	Address Range	Size
A(31) = 0		(UM = 0 or EXL = 1		kuseg	0x0000_0000 through 0x7FFF_FFFF	2 GBytes (2 <sup>31</sup> bytes)
A(31:29) = 100 <sub>2</sub>		or ERL = 1) and DM = 0		kseg0	0x8000_0000 through 0x9FFF_FFFF	512 MBytes (2 <sup>29</sup> bytes)
A(31:29) = 101 <sub>2</sub>				kseg1	0xA000_0000 through 0xBFFF_FFFF	512 MBytes (2 <sup>29</sup> bytes)
A(31:29) = 110 <sub>2</sub>				kseg2	0xC000_0000 through 0xDFFF_FFFF	512 MBytes (2 <sup>29</sup> bytes)
A(31:29) = 111 <sub>2</sub>				kseg3	0xE000_0000 through 0xFFFF_FFFF	512 MBytes (2 <sup>29</sup> bytes)

#### 3.2.3.1 Kernel Mode, User Space (kuseg)

In Kernel mode, when the most-significant bit of the virtual address (A31) is cleared, the 32-bit kuseg virtual address space is selected and covers the full 2<sup>31</sup> bytes (2 GBytes) of the current user address space mapped to addresses 0x0000\_0000 - 0x7FFF\_FFFF. The virtual address is extended with the contents of the 8-bit ASID field to form a unique virtual address.

When the *Status* register's ERL = 1, the user address region becomes a  $2^{29}$ -byte unmapped and uncached address space. While in this setting, the kuseg virtual address maps directly to the same physical address and does not include the ASID field.

#### 3.2.3.2 Kernel Mode, Kernel Space 0 (kseg0)

In Kernel mode, when the most-significant three bits of the virtual address are 100<sub>2</sub>, 32-bit kseg0 virtual address space is selected; it is the 2<sup>29</sup>-byte (512-MByte) kernel virtual space located at addresses 0x8000\_0000 - 0x9FFF\_FFFF. References to kseg0 are unmapped; the physical address selected is defined by subtracting 0x8000\_0000 from the virtual address. The *KO* field of the *Config* register controls cacheability.

#### 3.2.3.3 Kernel Mode, Kernel Space 1 (kseg1)

In Kernel mode, when the most-significant three bits of the 32-bit virtual address are  $101_2$ , 32-bit kseg1 virtual address space is selected. kseg1 is the  $2^{29}$ -byte (512-MByte) kernel virtual space located at addresses  $0xA000\_0000-0xBFFF\_FFFF$ . References to kseg1 are unmapped; the physical address selected is defined by subtracting  $0xA000\_0000$  from the virtual address. Caches are disabled for accesses to these addresses, and physical memory (or memory-mapped I/O device registers) are accessed directly.

#### 3.2.3.4 Kernel Mode, Kernel Space 2 (kseg2)

In Kernel mode, when UM = 0, ERL = 1, or EXL = 1 in the *Status* register, and DM = 0 in the *Debug* register, and the most-significant three bits of the 32-bit virtual address are  $110_2$ , 32-bit kseg2 virtual address space is selected. In the M6250 core, this  $2^{29}$ -byte (512-MByte) kernel virtual space is located at physical addresses  $0xC000\_0000$  - 0xDFFF FFFF. This space is mapped through the TLB.


#### 3.2.3.5 Kernel Mode, Kernel Space 3 (kseg3)

In Kernel mode, when the most-significant three bits of the 32-bit virtual address are  $111_2$ , the kseg3 virtual address space is selected. In the M6250 core, this  $2^{29}$ -byte (512-MByte) kernel virtual space is located at physical addresses 0xE000 0000 - 0xFFFF FFFF. This space is mapped through the TLB.

#### 3.2.4 Debug Mode

Debug mode address space is identical to Kernel mode address space with respect to mapped and unmapped areas, except for *kseg3*. In *kseg3*, a debug segment *dseg* co-exists in the virtual address range 0xFF20\_0000 to 0xFF3F\_FFFF. The layout is shown in Figure 3.6.

Figure 3.6 Debug Mode Virtual Address Space



The dseg is sub-divided into the dmseg segment at 0xFF20\_0000 to 0xFF2F\_FFFF which is used when the probe services the memory segment, and the drseg segment at 0xFF30\_0000 to 0xFF3F\_FFFF which is used when memory-mapped debug registers are accessed. The subdivision and attributes for the segments are shown in Table 3.3.

Accesses to memory that would normally cause an exception if tried from kernel mode cause the core to re-enter debug mode via a debug mode exception. This includes accesses usually causing a TLB exception with the result that such accesses are not handled by the usual memory management routines.

The unmapped kseg0 and kseg1 segments from kernel mode address space are available from debug mode, which allows the debug handler to be executed from uncached and unmapped memory.

Table 3.3 Physical Address and Cache Attributes for dseg, dmseg, and drseg Address Spaces

Segment Name	Sub-Segment Name	Virtual Address	Generates Physical Address	Cache Attribute
dseg	dmseg	0xFF20_0000 through 0xFF2F_FFFF	dmseg maps to addresses 0x0_0000 - 0xF_FFFF in Debug probe memory space.	Uncached
	drseg	0xFF30_0000 through 0xFF3F_FFFF	drseg maps to the breakpoint reg- isters 0x0_0000 - 0xF_FFFF	

#### 3.2.4.1 Conditions and Behavior for Access to drseg, Debug Registers

The behavior of CPU access to the drseg address range at 0xFF30\_0000 to 0xFF3F\_FFFF is determined as shown in Table 3.4

Table 3.4 CPU Access to drseg Address Range

Transaction	LSNM Bit in Debug Register	Access
Load / Store	1	Kernel mode address space (kseg3)
Fetch	Don't care	drseg, see comments below
Load / Store	0	

Debug software is expected to read the Debug Control Register (*DCR*) to determine which other memory mapped registers exist in drseg. The value returned in response to a read of any unimplemented memory mapped register is

unpredictable, and writes are ignored to any unimplemented register in the drseg. Refer to Chapter 9, "Debug Support in the M6250 Core" on page 216 for more information on the *DCR*.

The allowed access size is limited for the drseg. Only word size transactions are allowed. Operation of the processor is undefined for other transaction sizes.

### 3.2.4.2 Conditions and Behavior for Access to dmseg, Debug Memory

The behavior of CPU access to the dmseg address range at 0xFF20\_0000 to 0xFF2F\_FFFF is determined by the table shown in Table 3.5.

Transaction	ProbEn bit in DCR register	LSNM bit in Debug register	Access
Load / Store	Don't care	1	Kernel mode address space (kseg3)
Fetch	1	Don't care	dmseg
Load / Store	1	0	
Fetch	0	Don't care	See comments below
Load / Store	0	0	

Table 3.5 CPU Access to dmseg Address Range

The case with access to the dmseg when the *ProbEn* bit in the *DCR* register is 0 is not expected to happen. Debug software is expected to check the state of the *ProbEn* bit in *DCR* register before attempting to reference dmseg. If such a reference does happen, the reference hangs until it is satisfied by the probe. The probe can not assume that there will never be a reference to dmseg if the *ProbEn* bit in the *DCR* register is 0 because there is an inherent race between the debug software sampling the *ProbEn* bit as 1 and the probe clearing it to 0.

### 3.3 Translation Lookaside Buffer

The following subsections discuss the TLB memory management scheme used in the M6250 processor core. The TLB consists of one joint and two micro address translation buffers:

- 16 or 32 dual-entry fully associative Joint TLB (JTLB)
- 4-entry fully associative Instruction micro TLB (ITLB)
- 4-entry fully associative Data micro TLB (DTLB)

#### 3.3.1 Joint TLB

The M6250 core implements a 16 or 32 dual-entry, fully associative Joint TLB that maps 32 or 64 virtual pages to their corresponding physical addresses. The purpose of the TLB is to translate virtual addresses and their corresponding ASID into a physical memory address. The translation is performed by comparing the upper bits of the virtual address (along with the ASID bits) against each of the entries in the *tag* portion of the JTLB structure. Because this structure is used to translate both instruction and data virtual addresses, it is referred to as a "joint" TLB.

The JTLB is organized as pairs of even and odd entries containing descriptions of pages that range in size from 4-KBytes (or 1-KByte) to 256-MBytes<sup>1</sup> into the 4-GByte physical address space. By default, the minimum page size

<sup>&</sup>lt;sup>1</sup> The maximum page size is defined when building the actual core. For further information please see sec.3.4.2.1 "Page Sizes"

#### **Memory Management of the M6250 Core**

is normally 4-KBytes on the M6250 core; as a build-time option, it is possible to specify a minimum page size of 1-KByte.

The JTLB is organized in pairs of page entries to minimize its overall size. Each virtual *tag* entry corresponds to two physical data entries, an even page entry and an odd page entry. The highest order virtual address bit not participating in the tag comparison is used to determine which of the two data entries is used. Since page size can vary on a page-pair basis, the determination of which address bits participate in the comparison and which bit is used to make the even-odd selection must be done dynamically during the TLB lookup.

Figure 3.8 shows the contents of one of the dual-entries in the JTLB. The bit range indication in the figure serves to clarify which address bits are (or may be) affected during the translation process.

Figure 3.7 JTLB Entry (Tag and Data)




Figure 3.8 JTLB Entry (Tag and Data)




Table 3.6 and Table 3.7 explain each of the fields in a JTLB entry.

**Table 3.6 TLB Tag Entry Fields** 

Field Name	Description		
PageMask[28:11]	Page Mask Value. The Page Mask defines the page size by masking the appropriate VPN2 bits from being involved in a comparison. It is also used to determine which address bit is used to make the even-odd page (PFN0-PFN1) determination. See the tabelow.		ised to determine which
	PageMask	Page Size	Even/Odd Bank Select Bit
	00_0000_0000_0000_0000	1KB	VAddr[10]
	00_0000_0000_0000_0011	4KB	VAddr[12]
	00_0000_0000_0000_1111	16KB	VAddr[14]
	00_0000_0000_0011_1111	64KB	VAddr[16]
	00_0000_0000_1111_1111	256KB	VAddr[18]
	00_0000_0011_1111_1111	1MB	VAddr[20]
	00_0000_1111_1111_1111	4MB	VAddr[22]
	00_0011_1111_1111_1111	16MB	VAddr[24]
	The PageMask column above shows al pair of bits can only have the same valu compressed version of the PageMask u software, which will always work with	ue, the physical entry using only 8 bits. Thi a 18 bit field.	in the JTLB will only save a s is however transparent to
VPN2[31:13]	Virtual Page Number divided by 2. Thi number. Because it represents a pair of always included in the TLB lookup couthe page size, defined by PageMask.	TLB pages, it is div	ided by 2. Bits 31:25 are
G	Global Bit. When set, indicates that thi and thus disables inclusion of the ASII		ll processes and/or threads
ASID[7:0]	Address Space Identifier. Identifies wh with.	ich process or thread	this TLB entry is associated

### **Table 3.7 TLB Data Entry Fields**

Field Name	Description
PFN0([31:12] or [29:10]), PFN1([31:12] or [29:10])	Physical Frame Number. Defines the upper bits of the physical address. The [29:10] range illustrates that if 1Kbytes page granularity is enabled, the PFN is shifted to the right, before being appended to the untranslated part of the virtual address. In this mode the upper two physical address bits are not covered by PFN but forced to zero.  For page sizes larger than 4 KBytes, only a subset of these bits is actually used.

**Table 3.7 TLB Data Entry Fields (Continued)** 

Field Name	Description	
C0[2:0], C1[2:0]	Cacheability. Contains an encoded value of the cacheability attributes and determines whether the page should be placed in the cache or not. The field is encoded as follows:	
	C[2:0]	Coherency Attribute
	000	Cacheable, noncoherent, write-through, no write-allocate*
	001	Cacheable, noncoherent, write-through, write-allocate*
	010	Uncached
	011	Cacheable, noncoherent, write-back, write-allocate
	100	*Maps to entry 011b
	101	*Maps to entry 011b*
	110	*Maps to entry 011b*
	111	*Maps to entry 010b*
	have mear	pings are not used on the M6250 processor cores but do ning in other MIPS Technologies implementations. Refer to 32 specification for more information.
RIO, RI1	Read Inhibit bit. Indicates that the page is read protected. If this bit is set, an attempt to read from the page causes a TLB Read Inhibit exception if the PageGrain <sub>IEC</sub> = 1, and even if the $V(Valid)$ bit is set.	
XIO, XII	Execute Inhibit bit. Indicates that the page is execution protected. If this bit is set, an attempt to fetch an instruction from the page causes a TLB Execute Inhibit exception if the PageGrain $_{\rm IEC} = 1$ , and even if the $V({\rm Valid})$ bit is set.	
D0, D1	"Dirty" or Write-enable Bit. Indicates that the page has been written and/or is writable. If this bit is set, stores to the page are permitted. If the bit is cleared, stores to the page cause a TLB Modified exception.	
V0, V1	Valid Bit. Indicates that the TLB entry and, thus, the virtual page mapping are valid. If this bit is set, accesses to the page are permitted. If the bit is cleared, accesses to the page cause a TLB Invalid exception.	

In order to fill an entry in the JTLB, software executes a TLBWI or TLBWR instruction (See 3.4.3 "TLB Instructions" on page 62). Prior to invoking one of these instructions, several CP0 registers must be updated with the information to be written to a TLB entry:

- PageMask is set in the CP0 PageMask register.
- VPN2, VPN2X, and ASID are set in the CP0 EntryHi register.
- PFN0, C0, D0, V0, and G bits are set in the CP0 EntryLo0 register.
- PFN1, C1, D1, V1, and G bits are set in the CP0 EntryLo1 register.

Note that the global bit "G" is part of both *EntryLo0* and *EntryLo1*. The resulting "G" bit in the JTLB entry is the logical AND of the two fields in *EntryLo0* and *EntryLo1*.

The address space identifier (ASID) helps to reduce the frequency of TLB flushing on a context switch. The existence of the ASID allows multiple processes to exist in both the TLB and instruction caches. The ASID value is stored in the *EntryHi* register and is compared to the ASID value of each entry.

#### 3.3.2 Instruction TLB

The ITLB is a small 4-entry, fully associative TLB dedicated to perform translations for the instruction stream. The ITLB only maps 4-Kbyte pages/sub-pages or 1-Kbyte pages/sub-pages if  $Config3_{SP}=1$  and  $PageGrain_{ESP}=1$  if  $PageGrain_{Mask}$  is set to "00".

The ITLB is managed by hardware and is transparent to software. If a fetch address cannot be translated by the ITLB, the JTLB is accessed trying to translate it in the following clock cycle. If successful, the translation information is copied into the ITLB. The ITLB is then re-accessed and the address will be successfully translated. This results in an ITLB miss penalty of at least 2 cycles. If the JTLB is busy with other operations, it may take additional cycles.

#### 3.3.3 Data TLB

The DTLB is a small 4-entry, fully associative TLB which provides a faster translation for Load/Store addresses than is possible with the JTLB. The DTLB only maps 4-Kbyte pages/sub-pages or 1-Kbyte pages/sub-pages if Config3<sub>SP</sub>=1 and PageGrain<sub>ESP</sub>=1.

Like the ITLB, the DTLB is managed by hardware and is transparent to software. Unlike the ITLB, an access to the DTLB starts a parallel access to the JTLB. If there is a DTLB miss and a JTLB hit, the DTLB can be reloaded that cycle. The DTLB is then re-accessed and the translation will be successful. This parallel access reduces the DTLB miss penalty to 1 cycle.

## 3.4 Virtual-to-Physical Address Translation

Converting a virtual address to a physical address begins by comparing the virtual address from the processor with the virtual addresses in the TLB. There is a match when the VPN of the address is the same as the VPN field of the entry, and either:

- The Global (G) bit of both the even and odd pages of the TLB entry are set, or
- The ASID field of the virtual address is the same as the ASID field of the TLB entry

This match is referred to as a TLB *hit*. If there is no match, a TLB *miss* exception is taken by the processor and software is allowed to refill the TLB from a page table of virtual/physical addresses in memory.

Figure 3.9 shows the logical translation of a virtual address into a physical address.

In this figure the virtual address is extended with an 8-bit ASID, which reduces the frequency of TLB flushing during a context switch. This 8-bit ASID contains the number assigned to that process and is stored in the CP0 *EntryHi* register.

Virtual Address 1. Virtual address (VA) represented by the virtual page number (VPN) is compared with G **ASID** VPN Offset tag in TLB. G **ASID** VPN2 2. If there is a match, the page frame number (PFN0 or PFN1) representing the upper bits of the physical address TLB (PA) is output from the TLB the TLB. CO DO V0 PFN0 **Entry** PFN1 C1 D1 V1 TLB 3. The Offset, which does not pass through PFN Offset the TLB, is then concatenated with the PFN. Physical Address Virtual Address 1. Virtual address (VA) represented by the virtual page number (VPN) is compared with G **ASID** VPN Offset tag in TLB. **ASID** VPN2 G 2. If there is a match, the page frame number (PFN0 or PFN1) representing the upper bits of the physical address TLB (PA) is output from the TLB. PFN0 C0 D0 VO RIOXIO **Entry** RI1XI1 PFN1 D1 TLB 3. The Offset, which does not pass through PFN Offset the TLB, is then concatenated with the PFN. Physical Address

Figure 3.9 Overview of a Virtual-to-Physical Address Translation in the M6250 Core

If there is a virtual address match in the TLB, the Physical Frame Number (PFN) is output from the TLB and concat-

enated with the *Offset*, to form the physical address. The *Offset* represents an address within the page frame space. As shown in Figure 3.9, the *Offset* does not pass through the TLB. Figure 3.10 shows a flow diagram of the M6250 core address translation process for two page sizes. The top portion of the figure shows a virtual address for a 4 KByte page size. The width of the *Offset* is defined by the page size. The remaining 20 bits of the address represent the virtual page number (VPN). The bottom portion of Figure 3.10 shows the virtual address for a 16 MByte page size. The remaining 8 bits of the address represent the VPN.




Figure 3.10 32-bit Virtual Address Translation

#### 3.4.1 Hits, Misses, and Multiple Matches

Each JTLB entry contains a tag and two data fields. If a match is found, the upper bits of the virtual address are replaced with the page frame number (PFN) stored in the corresponding entry in the data array of the JTLB. The granularity of JTLB mappings is defined in terms of TLB pages. The JTLB supports pages of different sizes ranging from 1 KB to 256 MB in powers of 4. If a match is found, but the entry is invalid (i.e., the V bit in the data field is 0), a TLB Invalid exception is taken. If no match occurs (TLB miss), an exception is taken and software refills the TLB from the page table resident in memory. Figure 3.11 shows the translation and exception flow of the TLB.

Software can write over a selected TLB entry or use a hardware mechanism to write into a random entry. The *Random* register selects which TLB entry to use on a TLBWR. This register decrements almost every cycle, wrapping to the maximum when its value is equal to the *Wired* register. Thus, TLB entries below the *Wired* value cannot be replaced by a TLBWR allowing important mappings to be preserved. In order to reduce the possibility for a livelock situation, the *Random* register includes a 10-bit LFSR that introduces a pseudo-random perturbation into the decrement.

The M6250 core implements a TLB write-compare mechanism to ensure that multiple TLB matches do not occur. On the TLB write operation, the VPN2 field to be written is compared with all other entries in the TLB. If a match occurs, the M6250 core takes a machine-check exception, sets the TS bit in the CP0 Status register, and aborts the write operation. For further details on exceptions, refer to Chapter 4, "Exceptions and Interrupts in the M6250 Core" on page 67. There is a hidden bit in each TLB entry that is cleared on a ColdReset. This bit is set when the TLB entry is written and is included in the match detection. Therefore, uninitialized TLB entries will not cause a TLB shutdown.

Note: This hidden initialization bit leaves the entire JTLB invalid after a ColdReset, eliminating the need to flush the TLB. But, to be compatible with other MIPS processors, it is recommended that software initialize all TLB entries with unique tag values and V bits cleared before the first access to a mapped location.

### 3.4.2 Memory Space

To assist in controlling both the amount of mapped space and the replacement characteristics of various memory regions, the M6250 core provides two mechanisms.

#### 3.4.2.1 Page Sizes

First, the page size can be configured, on a per entry basis, to map different page sizes ranging from 4 KByte to 256 MByte, in multiples of 4 (optionally, the M6250 core can also support a smaller page size of 1 KByte). The CP0 *PageMask* register is loaded with the desired page size, which is then entered into the TLB when a new entry is written. Thus, operating systems can provide special-purpose maps. For example, a typical frame buffer can be memory mapped with only one TLB entry.

The M6250 core implements the following page sizes:

4K, 16K, 64K, 256K, 1M, 4M, 16M, 64M, 256M.

Software can determine which page sizes are supported by writing all ones to the CPO *PageMask* register, then reading back the value.

#### 3.4.2.2 Replacement Algorithm

The second mechanism controls the replacement algorithm when a TLB miss occurs. To select a TLB entry to be written with a new mapping, the M6250c core provides a random replacement algorithm. However, the processor also provides a mechanism whereby a programmable number of mappings can be locked into the TLB via the CP0 *Wired* register, thus avoiding random replacement.




Figure 3.11 TLB Address Translation Flow in the M6250 Processor Core

### 3.4.3 TLB Instructions

Table 3.8 lists the M6250 core's TLB-related instructions. Refer to Chapter 11, "M6250 MIPS32® Processor Core Instructions" on page 298 for more information on these instructions.

Table 3.8 TLB Instructions

Op Code	Description of Instruction
TLBP	Translation Lookaside Buffer Probe
TLBR	Translation Lookaside Buffer Read

**Table 3.8 TLB Instructions (Continued)** 

Op Code	Description of Instruction
TLBWI	Translation Lookaside Buffer Write Index
TLBWR	Translation Lookaside Buffer Write Random

## 3.5 Fixed Mapping MMU

The M6250 core optionally implements a simple Fixed Mapping (FM) memory management unit that is smaller than the a full translation lookaside buffer (TLB) and more easily synthesized. Like a TLB, the FMT performs virtual-to-physical address translation and provides attributes for the different memory segments. Those memory segments which are unmapped in a TLB implementation (kseg0 and kseg1) are translated identically by the FMT MMU.

The FMT also determines the cacheability of each segment. These attributes are controlled via bits in the *Config* register. Table 3.10 shows the encoding for the K23 (bits 30:28), KU (bits 27:25) and K0 (bits 2:0) of the *Config* register.

**Table 3.9 Cache Coherency Attributes** 

Cache Coherency Attribute
Cacheable, noncoherent, write-through, no write-allocate
Cacheable, noncoherent, write-through, write-allocate
Cacheable, noncoherent, write-back, write-allocate
Uncached

In the M6250 processor core, only values 2 and 3 are used. Values 0, 4, 5, and 6 are not used and are mapped to 3. The value 7 is not used and is mapped to 2.

In the M6250 core, no translation exceptions can be taken, although address errors are still possible

Table 3.10 Cacheability of Segments with Block Address Translation

Segment	Virtual Address Range	Cacheability
useg/kuseg	0x0000_0000- 0x7FFF_FFFF	Controlled by the KU field (bits 27:25) of the <i>Config</i> register. Refer to Table 3.9 for the encoding.
kseg0	0x8000_0000- 0x9FFF_FFFF	Controlled by the K0 field (bits 2:0) of the <i>Config</i> register. See Table 3.9 for the encoding.
kseg1	0xA000_0000- 0xBFFF_FFFF	Always uncacheable.
kseg2	0xC000_0000- 0xDFFF_FFFF	Controlled by the K23 field (bits 30:28) of the <i>Config</i> register. Refer to Table 3.9 for the encoding.
kseg3	0xE000_0000- 0xFFFF_FFFF	Controlled by K23 field (bits 30:28) of the <i>Config</i> register. Refer to Table 3.9 for the encoding.

The FMT performs a simple translation to map from virtual addresses to physical addresses. This mapping is shown in Figure 3.12. When *ERL*=1, useg and kuseg become unmapped and uncached. The *ERL* behavior is the same as if there was a TLB. The *ERL* mapping is shown in Figure 3.13.

#### **Memory Management of the M6250 Core**

The *ERL* bit is usually never asserted by software. It is asserted by hardware after a Reset, SoftReset or NMI. See Chapter 4, "Exceptions and Interrupts in the M6250 Core" on page 67 for further information on exceptions.




Figure 3.12 FMT Memory Map (ERL=0) in the M6250 Processor Core




Figure 3.13 FMT Memory Map (ERL=1) in the M6250 Processor Core

## 3.6 System Control Coprocessor

The System Control Coprocessor (CP0) is implemented as an integral part of M6250 processor core and supports memory management, address translation, exception handling, and other privileged operations. Certain CP0 registers are used to support memory management.

66

# **Exceptions and Interrupts in the M6250 Core**

The M6250 processor core receives exceptions from a number of sources, including misses in the translation lookaside buffer (TLB), arithmetic overflows, I/O interrupts, and system calls. When the CPU detects one of these exceptions, the normal sequence of instruction execution is suspended and the processor enters kernel mode. In kernel mode, the core disables interrupts and forces execution of a software exception processor (called a *handler*) located at a specific address. The handler saves the context of the processor, including the contents of the program counter, the current operating mode, and the status of the interrupts (enabled or disabled). This context is saved so it can be restored when the exception has been serviced.

When an exception occurs, the core loads the *Exception Program Counter (EPC)* register with a location where execution can restart after the exception has been serviced. Most exceptions are *precise*, which mean that *EPC* can be used to identify the instruction that caused the exception. For precise exceptions, the restart location in the *EPC* register is the address of the instruction that caused the exception or, if the instruction was executing in a branch delay slot or forbidden slot, the address of the branch instruction immediately preceding the delay slot. To distinguish between the two, software must read the *BD* bit in the CPO *Cause* register. For *imprecise* exceptions, the instruction that caused the exception cannot be identified. Bus error exceptions, CP2 exceptions, debug breakpoint exceptions, and cache error/parity exceptions may be imprecise. For more information on the behavior of the core in response to imprecise exceptions, refer to the descriptions of the individual exceptions in subsequent sections of this chapter.

## 4.1 Exception Conditions

When an exception condition occurs, the instruction causing the exception and all those that follow it in the pipeline are cancelled ("flushed"). Accordingly, any stall conditions and any later exception conditions that might have referenced this instruction are inhibited—obviously there is no benefit in servicing stalls for a cancelled instruction.

When an exception condition is detected on an instruction fetch, the core aborts that instruction and all instructions that follow. When this instruction reaches the W stage, various CP0 registers are written with the exception state, change the current program counter (PC) to the appropriate exception vector address, and clearing the exception bits of earlier pipeline stages.

This implementation allows all preceding instructions to complete execution and prevents all subsequent instructions from completing. Thus, the value in the EPC (ErrorEPC for errors, or DEPC for debug exceptions) is sufficient to restart execution. It also ensures that exceptions are taken in the order of execution; an instruction taking an exception may itself be killed by an instruction further down the pipeline that takes an exception in a later cycle.

## **4.2 Exception Priority**

Table 4.1 contains a list and a brief description of all exception conditions, The exceptions are listed in the order of their relative priority, from highest priority (Reset) to lowest priority. When several exceptions occur simultaneously, the exception with the highest priority is taken.

**Table 4.1 Priority of Exceptions** 

Exception	Description	
Reset	Assertion of SI_ColdResetN signal.	
Soft Reset	Assertion of SI_WarmResetN signal.	
DSS	Debug Single Step.	
DINT	Debug Interrupt. Caused by the assertion of the external <i>EJ_DINT</i> input, or by setting the DbgBrk bit in the OCR register.	
NMI	Asserting edge of SI_NMI signal.	
Machine Check	TLB write that conflicts with an existing entry.	
Interrupt	Assertion of unmasked hardware or software interrupt signal.	
DIB	Debug hardware instruction break matched.	
AdEL (Instruction)	Fetch address alignment error. User-mode fetch reference to kernel address.	
TLBL	Fetch TLB miss. Fetch TLB hit to page with V=0.	
TLB Execute-Inhibit	An instruction fetch matched a valid TLB entry that had the XI bit set.	
I-Cache/SPRAM ECC Error	ECC error on I-Cache/I-SPRAM access	
IBE/Parity Error	Instruction fetch bus error, or parity error detected on external BIU transactions.	
Execution Exceptions	An instruction could not be completed because it was not allowed access to the required resources (Coprocessor Unusable) or was illegal (Reserved Instruction). If both exceptions occur on the same instruction, the Coprocessor Unusable Exception may take priority over the Reserved Instruction Exception. (See the description of the RI exceptions for more details.) In the M6200 and M6250 family cores, a DSP-disabled (MDMX) exception is treated as the same class and priority as the Coprocessor Unusable Exception.	
DDBL / DDBS	Debug Data Address Break (address only) or Debug Data Value Break on Store (address and value).	
AdEL (Data)	Load address alignment error. User mode load reference to kernel address.	
AdES (Data)	Store address alignment error. User mode store to kernel address.	
TLBL	Load TLB miss (TLB-based MMU). Load TLB hit to page with V=0	
TLBS	Store TLB miss. Store TLB hit to page with V=0.	
TLB Read-Inhibit	A data read access matched a valid TLB entry whose RI bit is set.	
TLB Mod	Store to TLB page with D=0.	

**Table 4.1 Priority of Exceptions (Continued)** 

Exception	Description
D-Cache/SPRAM Parity Error	Parity error on D-Cache/D-SPRAM transmission.
D-Cache/SPRAM ECC Error	ECC error on D-Cache/D-SPRAM access.
DBE/Parity Error	Load or store bus error, or parity error detection on BIU transaction.
DDBL	Debug data hardware breakpoint matched in load data compare.
CBrk	Debug complex breakpoint.

## 4.3 Interrupts

In the MIPS32® Release 1 architecture, support for exceptions included two software interrupts, six hardware interrupts, and a special-purpose timer interrupt. The timer interrupt was provided external to the core and was typically combined with hardware interrupt 5 in a system-dependent manner. Interrupts were handled either through the general exception vector (offset 0x180) or the special interrupt vector (0x200), based on the value of *CauselV*. Software was required to prioritize interrupts as a function of the *CauselV* bits in the interrupt handler prologue.

Release 2 of the Architecture, implemented by the M6250 core, adds a number of upward-compatible extensions to the Release 1 interrupt architecture, including support for vectored interrupts and the implementation of a new interrupt mode that permits the use of an external interrupt controller.

The M6250 core also includes the Microcontroller Application-Specific Extension (MCU ASE) that provides enhanced interrupt delivery and reduction of interrupt latency.

### 4.3.1 Interrupt Modes

The M6250 core includes support for three interrupt modes, as defined by Release 2 of the Architecture:

- Interrupt Compatibility mode, in which the behavior of the M6250 is identical to the behavior of a Release 1 implementations.
- Vectored Interrupt (VI) mode, which adds the ability to prioritize and vector interrupts to a handler dedicated to
  that interrupt, and to assign a GPR shadow set for use during interrupt processing. The presence of this mode is
  denoted by the VInt bit in the Config3 register. Although this mode is architecturally optional, it is always present
  on the M6250 processor, so the VInt bit will always read as a 1.
- External Interrupt Controller (EIC) mode, which redefines the way interrupts are handled to provide full support for an external interrupt controller that handles prioritization and vectoring of interrupts. As with VI mode, this mode is architecturally optional. The presence of this mode is denoted by the VEIC bit in the Config3 register. On the M6250 core, the VEIC bit is set externally by the static input, SI\_EICPresent, to allow system logic to indicate the presence of an external interrupt controller.

Following reset, the M6250 processor defaults to Compatibility mode, which is fully compatible with all implementations of Release 1 of the Architecture.

Table 4.2 shows the current interrupt mode of the processor as a function of the Coprocessor 0 register fields that can affect the mode.

Config3<sub>VEIC</sub> Config3<sub>VINT</sub> IntCtlvs  $\mathsf{Cause}_{\mathrm{IV}}$ Status<sub>BEV</sub> **Interrupt Mode** 1 Compatibly X X 0 Compatibility X X X X =0Compatibility X X X 0 1 ≠0 1 0 Vectored Interrupt 0 ≠0 External Interrupt Controller X 0 0 Can't happen - IntCtl<sub>VS</sub> can not be non-zero if neither 1 ≠0 Vectored Interrupt nor External Interrupt Controller mode is implemented.

**Table 4.2 Interrupt Modes** 

#### 4.3.1.1 Interrupt Compatibility Mode

"x" denotes don't care

This is the default interrupt mode for the processor and is entered when a Reset exception occurs. In this mode, interrupts are non-vectored and dispatched though exception vector offset 0x180 (if  $Cause_{IV} = 0$ ) or vector offset 0x200 (if  $Cause_{IV} = 1$ ). This mode is in effect if any of the following conditions are true:

- Cause<sub>IV</sub>= 0
- Status<sub>BEV</sub> = 1
- IntCt<sub>1/x</sub> = 0, which would be the case if vectored interrupts are not implemented, or have been disabled.

Here is a typical software handler for interrupt compatibility mode:

```
Assumptions:
   - Cause_{\mathrm{IV}} = 1 (if it were zero, the interrupt exception would have to
                   be isolated from the general exception vector before getting
                   here)
   - GPRs k0 and k1 are available (no shadow register switches invoked in
                                    compatibility mode)
   - The software priority is IP9..IP0 (HW7..HW0, SW1..SW0)
* Location: Offset 0x200 from exception base
* /
IVexception:
                              /* Read Cause register for IP bits */
   mfc0
         k0, C0_Cause
   mfc0
         k1, C0_Status
                              /* and Status register for IM bits */
   andi
         k0, k0, M_CauseIM
                              /* Keep only IP bits from Cause */
                              /* and mask with IM bits */
   and
         k0, k0, k1
         k0, zero, Dismiss
                              /* no bits set - spurious interrupt */
   beq
         k0, k0
                              /* Find first bit set, IP9..IP0; k0 = 14..23 */
   clz
```

```
xori k0, k0, 0x17
                            /* 14..23 => 9..0 */
                            /* Shift to emulate software IntCtl_{VS} */
   sll
         k0, k0, VS
          k1, VectorBase
                            /* Get base of 10 interrupt vectors */
   addu k0, k0, k1
                            /* Compute target from base and offset */
   jr
          k0
                             /* Jump to specific exception routine */
   nop
 * Each interrupt processing routine processes a specific interrupt, analogous
 * to those reached in VI or EIC interrupt mode. Since each processing routine
 * is dedicated to a particular interrupt line, it has the context to know
 * which line was asserted. Each processing routine may need to look further
 * to determine the actual source of the interrupt if multiple interrupt requests
 * are ORed together on a single IP line. Once that task is performed, the
 * interrupt may be processed in one of two ways:
 * - Completely at interrupt level (e.g., a simply UART interrupt). The
    SimpleInterrupt routine below is an example of this type.
 * - By saving sufficient state and re-enabling other interrupts. In this
    case the software model determines which interrupts are disabled during
     the processing of this interrupt. Typically, this is either the single
    StatusIM bit that corresponds to the interrupt being processed, or some
    collection of other \text{Status}_{\text{IM}} bits so that "lower" priority interrupts are
     also disabled. The NestedInterrupt routine below is an example of this type.
 * /
SimpleInterrupt:
* Process the device interrupt here and clear the interupt request
 * at the device. In order to do this, some registers may need to be
 * saved and restored. The coprocessor 0 state is such that an ERET
 * will simple return to the interrupted code.
   eret
                              /* Return to interrupted code */
NestedException:
 * Nested exceptions typically require saving the EPC and Status registers,
* any GPRs that may be modified by the nested exception routine, disabling
 * the appropriate IM bits in Status to prevent an interrupt loop, putting
 * the processor in kernel mode, and re-enabling interrupts. The sample code
 * below can not cover all nuances of this processing and is intended only
 * to demonstrate the concepts.
   /* Save GPRs here, and setup software context */
                       /* Get restart address */
   mfc0 k0, C0_EPC
         k0, EPCSave
                            /* Save in memory */
   SW
   mfc0 k0, C0_Status
                            /* Get Status value */
                            /* Save in memory */
   sw
         k0, StatusSave
         k1, ~IMbitsToClear /* Get Im bits to clear for this interrupt */
                              /* this must include at least the IM bit */
                              /* for the current interrupt, and may include */
                                 others */
                                 /* Clear bits in copy of Status */
   and
         k0, k0, k1
   ins
         k0, zero, S_StatusEXL, (W_StatusKSU+W_StatusERL+W_StatusEXL)
                                 /* Clear KSU, ERL, EXL bits in k0 */
   mtc0 k0, C0_Status
                                 /* Modify mask, switch to kernel mode, */
```

```
re-enable interrupts */
   * Process interrupt here, including clearing device interrupt.
   * In some environments this may be done with a thread running in
   * kernel or user mode. Such an environment is well beyond the scope of
   * this example.
* To complete interrupt processing, the saved values must be restored
* and the original interrupted code restarted.
* /
  di
                          /* Disable interrupts - may not be required */
        k0, StatusSave
                          /* Get saved Status (including EXL set) */
                          /* and EPC */
  lw
        k1, EPCSave
  mtc0 k0, C0_Status
                          /* Restore the original value */
                           /* and EPC */
  mtc0 k1, C0_EPC
  /* Restore GPRs and software state */
                           /* Dismiss the interrupt */
```

#### 4.3.1.2 Vectored Interrupt (VI) Mode

In Vectored Interrupt (VI) mode, a priority encoder prioritizes pending interrupts and generates a vector which can be used to direct each interrupt to a dedicated handler routine. This mode also allows each interrupt to be mapped to a GPR shadow register set for use by the interrupt handler. VI mode is in effect when all the following conditions are true:

- Config3<sub>VInt</sub> = 1
- Config3<sub>VEIC</sub> = 0
- IntCtl<sub>VS</sub> ≠ 0
- Cause<sub>IV</sub> = 1
- Status<sub>BFV</sub> = 0

In VI interrupt mode, the eight hardware interrupts are interpreted as individual hardware interrupt requests. The timer interrupt is combined in a system-dependent way (external to the core) with the hardware interrupts (the interrupt with which they are combined is indicated by the *PTI* field in *IntCtIII*) to provide the appropriate relative priority of the timer interrupt with that of the hardware interrupts. The processor interrupt logic ANDs each of the *Cause\_IP* bits with the corresponding *Status\_IM* bits. If any of these values is 1, and if interrupts are enabled (*Status\_IE* = 1,

 $Status_{EXL} = 0$ , and  $Status_{ERL} = 0$ ), an interrupt is signaled and a priority encoder scans the values in the order shown in Table 4.3.

**Table 4.3 Relative Interrupt Priority for Vectored Interrupt Mode** 

Relative Priority	Interrupt Type	Interrupt Source	Interrupt Request Calculated From	Vector Number Generated by Priority Encoder
Highest Priority	Hardware	HW7	IP9 and IM9	9
		HW6	IP8 and IM8	8
		HW5	IP7 and IM7	7
		HW4	IP6 and IM6	6
		HW3	IP5 and IM5	5
		HW2	IP4 and IM4	4
		HW1	IP3 and IM3	3
		HW0	IP2 and IM2	2
	Software	SW1	IP1 and IM1	1
Lowest Priority		SW0	IP0 and IM0	0

The priority order places a relative priority on each hardware interrupt and places the software interrupts at a priority lower than all hardware interrupts. When the priority encoder finds the highest priority pending interrupt, it outputs an encoded vector number that is used in the calculation of the handler for that interrupt, as described below. This is shown pictorially in Figure 4.1.




Figure 4.1 Interrupt Generation for Vectored Interrupt Mode

Note that an interrupt request may be deasserted between the time the processor detects the interrupt request and the time that the software interrupt handler runs. The interrupt logic must latch the exception vector offset when making an interrupt request to the processor pipeline so that the exception vector offset does not change if the interrupt request is deasserted. The software interrupt handler must be prepared to handle this condition by simply returning from the interrupt via ERET.

A typical software handler for vectored interrupt mode bypasses the entire sequence of code following the IV exception label shown for the compatibility mode handler above. Instead, the hardware performs the prioritization, dispatching directly to the interrupt processing routine. Unlike the compatibility mode examples, a vectored interrupt handler may take advantage of a dedicated GPR shadow set to avoid saving any registers. As such, the Simple Interrupt code shown above need not save the GPRs.

A nested interrupt is similar to that shown for compatibility mode, but may also take advantage of running the nested exception routine in the GPR shadow set dedicated to the interrupt or in another shadow set. Such a routine might look as follows:

```
NestedException:

/*

* Nested exceptions typically require saving the EPC, Status and SRSCtl registers,

* setting up the appropriate GPR shadow set for the routine, disabling

* the appropriate IM bits in Status to prevent an interrupt loop, putting

* the processor in kernel mode, and re-enabling interrupts. The sample code

* below can not cover all nuances of this processing and is intended only

* to demonstrate the concepts.

*/

/* Use the current GPR shadow set, and setup software context */
```

```
mfc0 k0, C0_EPC
        k0, EPCSave
                           /* Get restart address */
                           /* Save in memory */
  sw
  mfc0
        k0, C0_Status
                           /* Get Status value */
        k0, StatusSave
                           /* Save in memory */
  SW
  mfc0
        k0, C0_SRSCtl
                            /* Save SRSCtl if changing shadow sets */
        k0, SRSCtlSave
  SW
  lί
        k1, ~IMbitsToClear /* Get Im bits to clear for this interrupt */
                            /* this must include at least the IM bit */
                                 for the current interrupt, and may include */
                                others */
        k0, k0, k1
                                /* Clear bits in copy of Status */
  and
  /* If switching shadow sets, write new value to SRSCtl_{PSS} here ^*/
  ins
        k0, zero, S_StatusEXL, (W_StatusKSU+W_StatusERL+W_StatusEXL)
                                /* Clear KSU, ERL, EXL bits in k0 */
  mtc0
        k0, C0_Status
                                /* Modify mask, switch to kernel mode, */
                                /*
                                    re-enable interrupts */
   * If switching shadow sets, clear only KSU above, write target
   * address to EPC, and do execute an eret to clear EXL, switch
   * shadow sets, and jump to routine
  /* Process interrupt here, including clearing device interrupt */
^{\star} To complete interrupt processing, the saved values must be restored
* and the original interrupted code restarted.
  di
                            /* Disable interrupts - may not be required */
        k0, StatusSave
                          /* Get saved Status (including EXL set) */
  ٦w
        k1, EPCSave
                            /* and EPC */
  lw
        k0, C0_Status
                          /* Restore the original value */
  mtc0
  lw
        k0, SRSCtlSave
                            /* Get saved SRSCtl */
  mtc0
        k1, C0_EPC
                            /* and EPC */
  mtc0
        k0, C0_SRSCtl
                            /* Restore shadow sets */
                            /* Clear hazard */
  ehb
                            /* Dismiss the interrupt */
  eret
```

## 4.3.1.3 External Interrupt Controller Mode

External Internal Interrupt Controller Mode redefines the way that the processor interrupt logic is configured to provide support for an external interrupt controller. The interrupt controller is responsible for prioritizing all interrupts, including hardware, software, timer, and performance counter interrupts, and directly supplying to the processor the priority level and vector number of the highest priority interrupt. EIC interrupt mode is in effect if all of the following conditions are true:

- Config3<sub>VEIC</sub> = 1
- IntCtl<sub>VS</sub> ≠ 0
- Cause<sub>IV</sub> = 1
- Status<sub>BFV</sub> = 0

#### **Exceptions and Interrupts in the M6250 Core**

In EIC interrupt mode, the processor sends the state of the software interrupt requests ( $Cause_{IP1...IP0}$ ), the timer interrupt request ( $Cause_{PCl}$ ) and Fast Debug Channel Interrupt ( $Cause_{FDCl}$ ) to the external interrupt controller, where it prioritizes these interrupts in a system-dependent way with other hardware interrupts. The interrupt controller can be a hard-wired logic block, or it can be configurable based on control and status registers. This allows the interrupt controller to be more specific or more general as a function of the system environment and needs.

The external interrupt controller prioritizes its interrupt requests and produces the priority level and the vector number of the highest priority interrupt to be serviced. The priority level, called the Requested Interrupt Priority Level (RIPL), is an 8-bit encoded value in the range 0..255, inclusive. A value of 0 indicates that no interrupt requests are pending. The values 1..255 represent the lowest (1) to highest (255) RIPL for the interrupt to be serviced. The interrupt controller passes this value on the 8 hardware interrupt lines, which are treated as an encoded value in EIC interrupt mode. There are two implementation options available for the vector offset:

- 1. The first option is to send a separate vector number along with the RIPL to the processor.
- 2. A second option is to send an entire vector offset along with the RIPL to the processor. This option is enabled through the core's configuration GUI, and it is not affected by software.

The M6250 core does not support the option to treat the RIPL value as the vector number for the processor.

Status<sub>IPL</sub> (which overlays StatusI<sub>IM9. IM2</sub>) is interpreted as the Interrupt Priority Level (IPL) at which the processor is currently operating (with a value of zero indicating that no interrupt is currently being serviced). When the interrupt controller requests service for an interrupt, the processor compares RIPL with Status<sub>IPL</sub> to determine if the requested interrupt has higher priority than the current IPL. If RIPL is strictly greater than Status<sub>IPL</sub>, and interrupts are enabled (Status<sub>IE</sub> = 1, Status<sub>EXL</sub> = 0, and Status<sub>ERL</sub> = 0) an interrupt request is signaled to the pipeline. When the processor starts the interrupt exception, it loads RIPL into Cause<sub>RIPL</sub> (which overlays Cause<sub>IP9..IP2</sub>) and signals the external interrupt controller to notify it that the request is being serviced. Because Cause<sub>RIPL</sub> is only loaded by the processor when an interrupt exception is signaled, it is available to software during interrupt processing. The vector number that the EIC passes to the core is combined with the IntCtl<sub>VS</sub> to determine where the interrupt service routine is located. The vector number is not stored in any software-visible registers.

In EIC interrupt mode, the external interrupt controller is also responsible for supplying the GPR shadow set number to use when servicing the interrupt. As such, the *SRSMap* register is not used in this mode, and the mapping of the vectored interrupt to a GPR shadow set is done by programming (or designing) the interrupt controller to provide the correct GPR shadow set number when an interrupt is requested. When the processor loads an interrupt request into *Cause<sub>RIPL</sub>*, it also loads the GPR shadow set number into *SRSCtl<sub>EICSS</sub>*, which is copied to *SRSCtl<sub>CSS</sub>* when the interrupt is serviced.

The operation of EIC interrupt mode is shown pictorially in Figure 4.2.




Figure 4.2 Interrupt Generation for External Interrupt Controller Interrupt Mode

A typical software handler for EIC interrupt mode bypasses the entire sequence of code following the IV exception label shown for the compatibility-mode handler above. Instead, the hardware performs the prioritization, dispatching directly to the interrupt processing routine. Unlike the compatibility mode examples, an EIC interrupt handler may take advantage of a dedicated GPR shadow set to avoid saving any registers. As such, the Simple Interrupt code shown above need not save the GPRs.

A nested interrupt is similar to that shown for compatibility mode, but may also take advantage of running the nested exception routine in the GPR shadow set dedicated to the interrupt or in another shadow set. It also need only copy  $Cause_{RIPL}$  to  $Status_{IPL}$  to prevent lower priority interrupts from interrupting the handler. Such a routine might look as follows:

```
NestedException:
 * Nested exceptions typically require saving the EPC, Status, and SRSCtl registers,
 * setting up the appropriate GPR shadow set for the routine, disabling
 * the appropriate IM bits in Status to prevent an interrupt loop, putting
 * the processor in kernel mode, and re-enabling interrupts. The sample code
 * below can not cover all nuances of this processing and is intended only
 * to demonstrate the concepts.
   /st Use the current GPR shadow set, and setup software context st/
   mfc0 k1, C0 Cause /* Read Cause to get RIPL value */
                            /* Get restart address */
   mfc0
         k0, C0 EPC
         k1, k1, S CauseRIPL /* Right justify RIPL field */
   srl
         k0, EPCSave
                            /* Save in memory */
   SW
         k0, C0 Status
                             /* Get Status value */
   mfc0
```

```
k0, StatusSave
                          /* Save in memory */
  SW
  ins
        k0, k1, S_StatusIPL, 6 /* Set IPL to RIPL in copy of Status */
  mfc0
        k1, C0_SRSCtl /* Save SRSCtl if changing shadow sets */
        k1, SRSCtlSave
  ^{\prime *} If switching shadow sets, write new value to SRSCtl_{PSS} here ^{*\prime}
  ins
        k0, zero, S_StatusEXL, (W_StatusKSU+W_StatusERL+W_StatusEXL)
                                /* Clear KSU, ERL, EXL bits in k0 */
                                /* Modify IPL, switch to kernel mode, */
  mtc0 k0, C0_Status
                                /* re-enable interrupts */
   * If switching shadow sets, clear only KSU above, write target
   * address to EPC, and do execute an eret to clear EXL, switch
   * shadow sets, and jump to routine
   * /
  /* Process interrupt here, including clearing device interrupt */
* The interrupt completion code is identical to that shown for VI mode above.
```

## 4.3.2 Generation of Exception Vector Offsets for Vectored Interrupts

For vectored interrupts (in either VI or EIC interrupt mode), a vector number is produced by the interrupt control logic. This number is combined with IntCtIVS to create the interrupt offset, which is added to 0x200 to create the exception vector offset. For VI interrupt mode, the vector number is in the range 0..9, inclusive. For EIC interrupt mode, the vector number is in the range 0..63, inclusive. The IntCtIVS field specifies the spacing between vector locations. If this value is zero (the default reset state), the vector spacing is zero and the processor reverts to Interrupt Compatibility Mode. A non-zero value enables vectored interrupts, and Table 4.4 shows the exception vector offset for a representative subset of the vector numbers and values of the IntCtIVS field.

	Value of $IntCtl_{VS}$ Field					
Vector Number	2#00001	2#00010	2#00100	2#01000	2#1000	
0	16#0200	16#0200	16#0200	16#0200	16#020	

Table 4.4 Exception Vector Offsets for Vectored Interrupts

Vector Number	2#00001	2#00010	2#00100	2#01000	2#10000
0	16#0200	16#0200	16#0200	16#0200	16#0200
1	16#0220	16#0240	16#0280	16#0300	16#0400
2	16#0240	16#0280	16#0300	16#0400	16#0600
3	16#0260	16#02C0	16#0380	16#0500	16#0800
4	16#0280	16#0300	16#0400	16#0600	16#0A00
5	16#02A0	16#0340	16#0480	16#0700	16#0C00
6	16#02C0	16#0380	16#0500	16#0800	16#0E00
7	16#02E0	16#03C0	16#0580	16#0900	16#1000
		•			
61	16#09A0	16#1140	16#2080	16#3F00	16#7C00
62	16#09C0	16#1180	16#2100	16#4000	16#7E00
63	16#09E0	16#11C0	16#2180	16#4100	16#8000

The general equation for the exception vector offset for a vectored interrupt is:

```
\texttt{vectorOffset} \leftarrow \texttt{16\#200} + (\texttt{vectorNumber} \times (\texttt{IntCtl}_{VS} \parallel \texttt{2\#00000}))
```

When using large vector spacing and EIC mode, the offset value can overlap with bits that are specified in the *EB*ase register. Software must ensure that any overlapping bits are specified as 0 in *EB*ase. This implementation ORs together the offset and base registers, but it is architecturally undefined and software should not rely on this behavior.

Although there are 255 EIC priority interrupts, only 64 vectors are provided. There is no one-to-one mapping for each EIC interrupt to its interrupt vector. The 255 priority interrupts will share the 64 interrupt vectors as specified by the SI\_EICVector[5:0] input pins. However, as mentioned in option 2 of Section 4.3.1.3 "External Interrupt Controller Mode", the SI\_Offset[17:1] input pins can be used to provide each EIC interrupt with a unique interrupt handler location.

## 4.3.3 MCU ASE Enhancement for Interrupt Handling

The MCU ASE extends the MIPS/microMIPS32 Architecture with a set of new features designed for the microcontroller market. The MCU ASE contains enhancements in two key areas: interrupt delivery and interrupt latency. For more details, refer to the *The MCU Privileged Resource Architecture* chapter of the *MIPS® Architecture for Programmers Volume IV-h: The MCU Application-Specific Extension to the MIPS32 Architecture* [12] or *MIPS® Architecture for Programmers Volume IV-h: The MCU Application-Specific Extension to the microMIPS32*<sup>TM</sup> *Architecture* [13].

#### 4.3.3.1 Interrupt Delivery

The MCU ASE extends the number of hardware interrupt sources from 6 to 8. For legacy and vectored-interrupt mode, this represents 8 external interrupt sources. For EIC mode, the widened *IPL* and *RIPL* fields can now represent 256 external interrupt sources.

#### 4.3.3.2 Interrupt Latency Reduction

The MCU ASE includes a package of extensions to MIPS32/microMIPS32 that decrease the latency of the processor's response to a signalled interrupt.

## Interrupt Vector Prefetching

Normally on MIPS architecture processors, when an interrupt or exception is signalled, execution pipelines must be flushed before the interrupt/exception handler is fetched. This is necessary to avoid mixing the contexts of the interrupted/faulting program and the exception handler. The MCU ASE introduces a hardware mechanism in which the interrupt exception vector is prefetched whenever the interrupt input signals change. The prefetch memory transaction occurs in parallel with the pipeline flush and exception prioritization. This decreases the overall latency of the execution of the interrupt handler's first instruction.

#### Automated Interrupt Prologue

The use of Shadow Register Sets avoids the software steps of having to save general-purpose registers before handling an interrupt.

The MCU ASE adds additional hardware logic that automatically saves some of the CP0 state in the stack and automatically updates some of the CP0 registers in preparation for interrupt handling.

#### Automated Interrupt Epilogue

A mirror to the Automated Prologue, this features automates the restoration of some of the CP0 registers from the stack and the preparation of some of the CP0 registers for returning to non-exception mode. This feature is implemented by the IRET instruction, which is introduced in this ASE.

### Interrupt Chaining

An optional feature of the Automated Interrupt Epilogue, this feature allows handling a second interrupt after a primary interrupt is handled, without returning to non-exception mode (and the related pipeline flushes that would normally be necessary).

## 4.4 GPR Shadow Registers

Release 2 of the Architecture optionally removes the need to save and restore GPRs on entry to high priority interrupts or exceptions, and to provide specified processor modes with the same capability. This is done by introducing multiple copies of the GPRs, called *shadow sets*, and allowing privileged software to associate a shadow set with entry to kernel mode via an interrupt vector or exception. The normal GPRs are logically considered shadow set zero.

The number of GPR shadow sets is a build-time option on the M6250 core. The core allows one (the normal GPRs), two, four, eight or sixteen shadow sets. The highest number actually implemented is indicated by the SRSCtl<sub>HSS</sub> field. If this field is zero, only the normal GPRs are implemented.

Shadow sets are new copies of the GPRs that can be substituted for the normal GPRs on entry to kernel mode via an interrupt or exception. When a shadow set is bound to a kernel mode entry condition, reference to GPRs work exactly as one would expect, but they are redirected to registers that are dedicated to that condition. Privileged software may need to reference all GPRs in the register file, even specific shadow registers that are not visible in the current mode. The RDPGPR and WRPGPR instructions are used for this purpose. The CSS field of the SRSCtt register provides the number of the current shadow register set, and the PSS field of the SRSCtt register provides the number of the previous shadow register set (that which was current before the last exception or interrupt occurred).

If the processor is operating in VI interrupt mode, binding of a vectored interrupt to a shadow set is done by writing to the *SRSMap* register. If the processor is operating in EIC interrupt mode, the binding of the interrupt to a specific shadow set is provided by the external interrupt controller, and is configured in an implementation-dependent way. Binding of an exception or non-vectored interrupt to a shadow set is done by writing to the *ESS* field of the *SRSCtl* register. When an exception or interrupt occurs, the value of *SRSCtl<sub>CSS</sub>* is copied to *SRSCtl<sub>PSS</sub>*, and *SRSCtl<sub>CSS</sub>* is set to the value taken from the appropriate source. On an ERET, the value of *SRSCtl<sub>PSS</sub>* is copied back into *SRSCtl<sub>CSS</sub>* to restore the shadow set of the mode to which control returns. More precisely, the rules for updating the fields in the *SRSCtl* register on an interrupt or exception are as follows:

- 1. No field in the SRSCtl register is updated if any of the following conditions is true. In this case, steps 2 and 3 are skipped.
  - The exception is one that sets Status<sub>ERL</sub>: Reset, Soft Reset, or NMI.
  - The exception causes entry into Debug Mode.
  - Status<sub>BEV</sub> = 1
  - Status<sub>FXI</sub> = 1

- 2. SRSCtl<sub>CSS</sub> is copied to SRSCtl<sub>PSS</sub>.
- 3. SRSCtl<sub>CSS</sub> is updated from one of the following sources:
  - The appropriate field of the SRSMap register, based on IPL, if the exception is an interrupt,  $Cause_{IV} = 1$ ,  $Config3_{VEIC} = 0$ , and  $Config3_{VInt} = 1$ . These are the conditions for a vectored interrupt.
  - The *EICSS* field of the *SRSCtl* register if the exception is an interrupt,  $Cause_{IV} = 1$ , and  $Config3_{VEIC} = 1$ . These are the conditions for a vectored EIC interrupt.
  - The ESS field of the SRSCtl register in any other case. This is the condition for a non-interrupt exception, or a non-vectored interrupt.

Similarly, the rules for updating the fields in the SRSCtt register at the end of an exception or interrupt are as follows:

- 1. No field in the SRSCtl register is updated if any of the following conditions is true. In this case, step 2 is skipped.
  - A DERET is executed.
  - An ERET is executed with Status<sub>ERL</sub> = 1.
- 2. SRSCtl<sub>PSS</sub> is copied to SRSCtl<sub>CSS</sub>.

These rules have the effect of preserving the SRSCtl register in any case of a nested exception or one which occurs before the processor has been fully initialize ( $Status_{BFV} = 1$ ).

Privileged software may switch the current shadow set by writing a new value into SRSCtl<sub>PSS</sub>, loading EPC with a target address, and doing an ERET.

## 4.5 Exception Vector Locations

The Reset, Soft Reset, NMI and Debug exceptions are vectored to a specific location as shown in Table 4.5 and Table 4.6. Addresses for all other exceptions are a combination of a vector offset and a vector base address. In Release 1 of the architecture, the vector base address was fixed. In Release 2 of the architecture, software is allowed to specify the vector base address via the *EBase* register for exceptions that occur when *StatusBEV* equals 0. Another degree of flexibility in the selection of the vector base address, for use when *StatusBEV* equals 1, is provided via a set of input pins, *SI\_UseExceptionBase* and *SI\_ExceptionBase[29:12]*. Table 4.5 gives the vector base address when *SI\_UseExceptionBase* equals 0, as a function of the exception and whether the *BEV* bit is set in the *Status* register. Table 4.6 gives the vector base addresses when *SI\_UseExceptionBase* equals 1. As can be seen in Table 4.6, when *SI\_UseExceptionBase* equals 1, the exception vectors for cases where *StatusBEV* equals 0 are not affected.

Table 4.7 gives the offsets from the vector base address as a function of the exception. Note that the IV bit in the Cause register causes Interrupts to use a dedicated exception vector offset, rather than the general exception vector. Table 4.4 gives the offset from the base address in the case where StatusBEV = 0 and CauseIV = 1. Table 4.8 combines these two tables into one that contains all possible vector addresses as a function of the state that can affect the vector selection. To avoid complexity in the table, it is assumed that IntCtIVS is 0.

Table 4.5 Exception Vector Base Addresses when SI\_UseExceptionBase = 0

	Status <sub>BEV</sub>					
Exception	0	1				
Reset, Soft Reset, NMI	16#BFC	0.000				
Debug (with ProbEn = 0 in the OCI CONTROL Register)	16#BFC0.0480					
Debug (with ProbEn = 1 in the OCI CONTROL Register)	16#FF20.0200					
Cache/SPRAM Parity Error	$\mathrm{EBase}_{31\ 30}\ 1\ \mathrm{EBase}_{28\ 12}\ 16\#000$ Note that $\mathrm{EBase}_{31\ 30}$ have the fixed value 2#10	16#BFC0.0300				
Cache/SPRAM ECC Error	EBase $_{31}$ $_{30}$ $\parallel$ 1 $\parallel$ EBase $_{28}$ $_{12}$ $\parallel$ 16#000 Note that EBase $_{31}$ $_{30}$ have the fixed value 2#10	16#BFC0.0300				
Other	EBase <sub>31 12</sub>    16#000 Note that EBase <sub>31 30</sub> have the fixed value 2#10	16#BFC0.0200				

Table 4.6 Exception Vector Base Addresses when SI\_UseExceptionBase = 1

	Status <sub>BEV</sub>						
Exception	0	1					
Reset, Soft Reset, NMI	2#10    SI_Exception	Base[29:12]    16#000					
Debug with $OCR_{ProbEn} = 1$	16#FF2	16#FF20.0200					
Debug with $OCR_{ProbEn} = 0$ and $DCR_{RdVec} = 1$	DebugVectorAddr[31:0]  Note that DebugVectorAddr[31:30] have the fixed value  2#10  Bit [29] is forced to 2#1 for a cache error in debug mode						
Debug with $OCR_{ProbEn} = 0$ and $DCR_{RdVec} = 0$	2#10   SI_ExceptionBase[29:12]    16#480 Bit [29] is forced to 2#1 for a cache error in debug mode						
Cache/SPRAM Parity Error	EBase $_{31}$ $_{30}$    1    EBase $_{28}$ $_{12}$    16#000 Note that EBase $_{31}$ $_{30}$ have the fixed value 2#10	16#BFC0.0300					
Cache/SPRAM ECC Error	EBase $_{31}$ $_{30}$    1    EBase $_{28}$ $_{12}$    16#000 Note that EBase $_{31}$ $_{30}$ have the fixed value 2#10	16#BFC0.0300					

Table 4.6 Exception Vector Base Addresses when SI\_UseExceptionBase = 1 (Continued)

	Status <sub>BEV</sub>			
Exception	0	1		
Other	EBase <sub>31 12</sub>    16#000 Note that EBase <sub>31 30</sub> have the fixed value 2#10	16#BFC0.0200		

**Table 4.7 Exception Vector Offsets** 

Exception	Vector Offset
TLB Refill, EXL = 0	16#000
Cache Error	16#100
General Exception	16#180
Interrupt, Cause <sub>IV</sub> = 1	16#200
Reset, Soft Reset, NMI	None (Uses Reset Base Address)

**Table 4.8 Exception Vectors** 

Exception	SI_Use Exception Base	Status <sub>BEV</sub>	Status <sub>EXL</sub>	Cause <sub>IV</sub>	Debug ProbEn	DCR RdVec	$\label{eq:Vector}  \mbox{ \begin{tabular}{ll} \label{eq:Vector} Assumes that EBase retains its \\ \mbox{ reset state and that IntCtl}_{VS} = 0 \end{tabular}$
Reset, Soft Reset, NMI	0	Х	Х	х	Х	X	16#BFC0.0000
Reset, Soft Reset, NMI	1	Х	Х	Х	Х	х	2#10    SI_ExceptionBase[29:12]   16#000
Debug	0	Х	Х	Х	0	0	2#10    DebugVectorAddr[29:7]    16#00
Debug	1	X	Х	Х	1	0	2#10    SI_ExceptionBase[29:12]    16#480
TLB Refill		0	0	X	X		16#8000.0000
TLB Refill		0	1	X	X		16#8000.0180
TLB Refill		1	0	X	X		16#BFC0.0200
TLB Refill		1	1	X	X		16#BFC0.0380
Cache/SPRAM Parity Error	Х	0	X	X	X	Х	16#EBase[31:30]    2#1    EBase[28:12]    16#000

**Table 4.8 Exception Vectors (Continued)** 

	0						Vector
Exception	SI_Use Exception Base	Status <sub>BEV</sub>	Status <sub>EXL</sub>	Cause <sub>IV</sub>	Debug ProbEn	DCR RdVec	Assumes that EBase retains its reset state and that $\mbox{IntCtl}_{VS}$ = 0
Cache/SPRAM Parity Error	X	1	X	Х	X	Х	16#BFC0.0300
Cache/SPRAM ECC Error	Х	0	X	х	Х	Х	16#EBase[31:30]    2#1    EBase[28:12]    16#000
Cache/SPRAM ECC Error	Х	1	X	х	Х	Х	16#BFC0.0300
Interrupt	X	0	0	0	X	Х	16#8000.0180
Interrupt	X	0	0	1	X	Х	16#8000.0200
Interrupt	X	1	0	0	X	Х	16#BFC0.0380
Interrupt	X	1	0	1	X	Х	16#BFC0.0400
All others	X	0	X	X	X	Х	16#8000.0180
All others		1	Х	Х	X	х	16#BFC0.0380
	'x' denotes don't care						

# 4.6 General Exception Processing

With the exception of Reset, Soft Reset, NMI, cache error, and Debug exceptions, which have their own special processing as described below, exceptions have the same basic processing flow:

• If the *EXL* bit in the *Status* register is zero, the *EPC* register is loaded with the PC at which execution will be restarted and the *BD* bit is set appropriately in the *Cause* register (see Table 5.26). The value loaded into the *EPC* register is dependent on whether the instruction is in the delay slot of a branch or jump which has delay slots. Table 4.9 shows the value stored in each of the CP0 PC registers, including *EPC*. If *Status*<sub>BEV</sub> = 0, the CSS field in the *SRSCtl* register is copied to the *PSS* field, and the *CSS* value is loaded from the appropriate source.

If the EXL bit in the Status register is set, the EPC register is not loaded and the BD bit is not changed in the Cause register.

Table 4.9 Value Stored in EPC, ErrorEPC, or DEPC on an Exception

In Branch/Jump Delay Slot?	Value stored in EPC/ErrorEPC/DEPC		
No	Address of the instruction		
Yes	Address of the branch or jump instruction (PC-4)		
No	Upper 31 bits of the address of the instruction, combined with the <i>ISA Mode</i> bit		

Table 4.9 Value Stored in EPC, ErrorEPC, or DEPC on an Exception

In Branch/Jump Delay Slot?	Value stored in EPC/ErrorEPC/DEPC
Yes	Upper 31 bits of the branch or jump instruction (PC-2 or PC-4 depending on size of the instruction in the micro-MIPS ISA Mode and PC-4 in the 32-bit ISA Mode), combined with the <i>ISA Mode</i> bit

- The CE and ExcCode fields of the Cause registers are loaded with the values appropriate to the exception. The CE field is loaded, but not defined, for any exception type other than a coprocessor unusable exception.
- The EXL bit is set in the Status register.
- The processor is started at the exception vector.

The value loaded into *EPC* represents the restart address for the exception and need not be modified by exception handler software in the normal case. Software need not look at the *BD* bit in the *Cause* register unless it wishes to identify the address of the instruction that actually caused the exception.

Note that individual exception types may load additional information into other registers. This is noted in the description of each exception type below.

## **Operation:**

```
/* If Status_{\mathtt{EXL}} is 1, all exceptions go through the general exception vector */
/* and neither EPC nor Cause<sub>BD</sub> nor SRSCtl are modified */
if Status_{EXI} = 1 then
   vectorOffset \leftarrow 0x180
else
/* For implementations that include the MIPS16e ASE, calculate potential */
    /* PC adjustment for exceptions in the delay slot */
    if (Config1_{CA} = 0 \& Config3_{ISA} = 0) then
        restartPC \leftarrow PC
        branchAdjust \leftarrow 4
                                   /* Possible adjustment for delay slot */
    elseif (Config1_{\rm CA} = 1) /* MIPS16 is implemented */
        \texttt{restartPC} \leftarrow \texttt{PC}_{..1} \parallel \texttt{ISAMode}
        if (ISAMode = 0) or ExtendedMIPS16Instruction
            branchAdjust \leftarrow 4 /* Possible adjustment for 32-bit MIPS delay slot */
        else
            branchAdjust \leftarrow 2 /* Possible adjustment for MIPS16 delay slot */
    elseif (Config3_{\rm ISA} = 1) /* only microMIPS is implemented */
        \texttt{restartPC} \leftarrow \texttt{PC}
        branchAdjust \leftarrow BDSlotInstrSize/* Adjust for microMIPS delay slot */
    elseif (Config3_{\rm TSA} > 1) /* both MIPS32/64 & microMIPS are implemented */
        \texttt{restartPC} \leftarrow \texttt{PC}_{..1} \parallel \texttt{ISAMode}
        if (ISAMode = 0)
                                  /* Possible adjustment for 32-bit MIPS delay slot */
            branchAdjust \leftarrow 4
        else
            branchAdjust \leftarrow BDSlotInstrSize/* Adjust for microMIPS delay slot */
        endif
    endif
    if InstructionInBranchDelaySlot then
        EPC ← restartPC/* PC of branch/jump */
        Cause_{BD} \leftarrow 1
```

```
else
         EPC \leftarrow restartPC
                                                /* PC of instruction */
         \texttt{Cause}_{\texttt{BD}} \; \leftarrow \; \texttt{0}
    endif
    /* Compute vector offsets as a function of the type of exception */
    \mbox{NewShadowSet} \leftarrow \mbox{SRSCtl}_{\mbox{ESS}} \mbox{ /* Assume exception, Release 2 only */}
    if ExceptionType = TLBRefill then
         vectorOffset \leftarrow 0x000
    elseif (ExceptionType = Interrupt) then
         if (Cause_{IV} = 0) then
             vectorOffset \leftarrow 0x180
         else
             if (Status_{BEV} = 1) or (IntCtl_{VS} = 0) then
                  vectorOffset \leftarrow 0x200
             else
                  if Config3_{VEIC} = 1 then
                       if (EIC_option1)
                           VecNum \leftarrow Cause_{RIPL}
                       elseif (EIC_option2)
                          VecNum ← EIC_VecNum_Signal
                       endif
                      \texttt{NewShadowSet} \leftarrow \texttt{SRSCtl}_{\texttt{EICSS}}
                  else
                      VecNum ← VIntPriorityEncoder()
                      \texttt{NewShadowSet} \leftarrow \texttt{SRSMap}_{\texttt{IPL}} \times_{4+3...\texttt{IPL}} \times_{4}
                  if (EIC_option3)
                      vectorOffset \leftarrow EIC\_VectorOffset\_Signal
                  else
                      \texttt{vectorOffset} \leftarrow \texttt{0x200} + (\texttt{VecNum} \times (\texttt{IntCtl}_{\texttt{VS}} \parallel \texttt{0b00000}))
             endif /* if (Cause<sub>IV</sub> = 0) then */
    endif /* elseif (ExceptionType = Interrupt) then */
    /* Update the shadow set information for an implementation of */
    /* Release 2 of the architecture */
    if (ArchitectureRevision \geq 2) and (SRSCtl_{\rm HSS} > 0) and (Status_{\rm BEV} = 0) then
         /* It is implementation-dependent whether this update occurs */
         /* if Status<sub>ERL</sub> = 1. */
         \texttt{SRSCtl}_{\texttt{PSS}} \leftarrow \texttt{SRSCtl}_{\texttt{CSS}}
         SRSCtl_{CSS} \leftarrow NewShadowSet
    endif
endif /* if Status<sub>EXL</sub> = 1 then */
\texttt{Cause}_{\texttt{CE}} \leftarrow \texttt{FaultingCoprocessorNumber}
\texttt{Cause}_{\texttt{ExcCode}} \leftarrow \texttt{ExceptionType}
Status_{EXL} \leftarrow 1
if Config1_{CA} = 1 then
    ISAMode \leftarrow 0
if Config3_{ISA} > 1 then
    ISAMode \leftarrow Config3_{ISAOnExc}
endif
/* Calculate the vector base address */
```

```
if Status_{BEV} = 1 then
   vectorBase \leftarrow 0xBFC0.0200
else
    if ArchitectureRevision ≥ 2 then
       /* The fixed value of {\tt EBase}_{{\tt 31..30}} forces the base to be in kseg0 or kseg1 */
       vectorBase \leftarrow EBase_{31..12} \parallel 0x000
   else
        vectorBase \leftarrow 0x8000.0000
    endif
endif
/* Exception PC is the sum of vectorBase and vectorOffset. Vector */
/* offsets > 0xFFF (vectored or EIC interrupts only), require */
/\,^{\star} that \mathtt{EBase}_{15...12} have zeros in each bit position less than or ^{\star}/\,
/* equal to the most significant bit position of the vector offset */
PC \leftarrow vectorBase_{31..30} \parallel (vectorBase_{29..0} + vectorOffset_{29..0})
                                /* No carry between bits 29 and 30 */
```

## 4.7 Debug Exception Processing

All debug exceptions have the same basic processing flow:

- The *DEPC* register is loaded with the program counter (PC) value at which execution will be restarted and the *DBD* bit is set appropriately in the *Debug* register. The value loaded into the *DEPC* register is the current PC if the instruction is not in the delay slot of a branch, or the PC-4 of the branch if the instruction is in the delay slot of a branch.
- The DSS, DBp, DDBL, DDBS, DIB, DINT, DIBImpr, DDBLImpr, and DDBSImpr bits in the Debug register are updated appropriately depending on the debug exception type.
- The *Debug2* register is updated with additional information for complex breakpoints.
- Halt and Doze bits in the Debug register are updated appropriately.
- *DM* bit in the *Debug* register is set to 1.
- The processor is started at the debug exception vector.

The value loaded into *DEPC* represents the restart address for the debug exception and need not be modified by the debug exception handler software in the usual case. Debug software need not look at the *DBD* bit in the *Debug* register unless it wishes to identify the address of the instruction that actually caused the debug exception.

A unique debug exception is indicated through the DSS, DBp, DDBL, DDBS, DIB, DINT, DIBImpr, DDBLImpr, and DDBSImpr bits in the Debug register.

No other CP0 registers or fields are changed due to the debug exception, thus no additional state is saved.

#### **Operation:**

```
if InstructionInBranchDelaySlot then  \begin{array}{c} {\tt DEPC} \, \leftarrow \, {\tt PC-4} \\ {\tt Debug_{DBD}} \, \leftarrow \, 1 \\ \\ {\tt else} \\ {\tt DEPC} \, \leftarrow \, {\tt PC} \end{array}
```

#### **Exceptions and Interrupts in the M6250 Core**

```
\label{eq:decomposition} \begin{split} \operatorname{Debug}_{\operatorname{DBD}} &\leftarrow 0 \\ \operatorname{endif} \\ \operatorname{Debug}_{\operatorname{D}^{\star} \ bits} &\leftarrow \operatorname{DebugExceptionType} \\ \operatorname{Debug}_{\operatorname{Halt}} &\leftarrow \operatorname{HaltStatusAtDebugException} \\ \operatorname{Debug}_{\operatorname{Doze}} &\leftarrow \operatorname{DozeStatusAtDebugException} \\ \operatorname{Debug}_{\operatorname{DM}} &\leftarrow 1 \\ \operatorname{if} \ \operatorname{OCI} \ \operatorname{CONTROLRegister}_{\operatorname{ProbTrap}} = 1 \ \operatorname{then} \\ \operatorname{PC} &\leftarrow 0 \\ \operatorname{xFF20\_0200} \\ \operatorname{else} \\ \operatorname{PC} &\leftarrow 0 \\ \operatorname{xBFC0\_0480} \\ \operatorname{endif} \end{split}
```

The same debug exception vector location is used for all debug exceptions. The location is determined by the Prob-Trap bit in the OCI CONTROL Register (OCR), as shown in Table 4.10

OCR <sub>ProbEn</sub>	OCR <sub>ProbTrap</sub>	OCR <sub>RDVec</sub>	Debug Exception Vector Address
X	0	0	0xFFFF FFFF BFC0 0480
х	0	1	0xFFFF FFFF 0000 0000 + (DebugVectorAddr <sub>31 1</sub>    0)
1	1	0	0xFFFF FFFF FF20 0200 in dmseg
1	1	1	

**Table 4.10 Debug Exception Vector Location** 

## 4.8 Exception Descriptions

The following subsections describe each of the exceptions listed in the same order as shown in Table 4.1.

## 4.8.1 Reset Exception

A reset exception occurs when the SI\_ColdResetN signal is asserted to the processor. This exception is not maskable. When this exception occurs, the processor performs a full reset initialization, including aborting state machines, establishing critical state, and generally placing the processor in a state in which it can execute instructions from uncached, unmapped address space. On a Reset/WarmReset exception, the state of the processor is not defined, with the following exceptions:

- The *Wired* register is initialized to zero.
- The Config, Config1, Config2, and Config3 registers are initialized with their boot state.
- The RP, BEV, TS, SR, NMI, and ERL fields of the Status register are initialized to a specified state.
- Watch register enables and Performance Counter register interrupt enables are cleared.
- The *ErrorEPC* register is loaded with the restart PC, as described in Table 4.9. Note that this value may or may not be predictable if the Reset Exception was taken as the result of power being applied to the processor because PC may not have a valid value in that case. In some implementations, the value loaded into *ErrorEPC* register may not be predictable on either a Reset or Soft Reset Exception.
- PC is loaded with 0xBFC0\_0000.

#### **Cause Register ExcCode Value:**

None

#### **Additional State Saved:**

None

#### **Entry Vector Used:**

Reset (0xBFC0\_0000)

#### **Operation:**

```
Wired \leftarrow 0
HWREna ← 0
Status_{BEV} \leftarrow 1
Status_{TS} \leftarrow 0
Status_{SR} \leftarrow 0
Status_{NMI} \leftarrow 0
Status_{ERL} \leftarrow 1
\texttt{IntCtl}_{\texttt{VS}} \, \leftarrow \, \texttt{0}
\texttt{SRSCtl}_{\texttt{HSS}} \leftarrow \texttt{HighestImplementedShadowSet}
SRSCtl_{ESS} \leftarrow 0
SRSCtl_{PSS} \leftarrow 0
SRSCtl_{CSS} \leftarrow 0
SRSMap \leftarrow 0
\texttt{Cause}_{\texttt{DC}} \; \leftarrow \; \texttt{0}
EBase_{ExceptionBase} \leftarrow 0
\texttt{Config} \leftarrow \texttt{ConfigurationState}
                                           # Suggested - see Config register description
Config_{K0} \leftarrow 2
\texttt{Config1} \leftarrow \texttt{ConfigurationState}
Config2 \leftarrow ConfigurationState
Config3 \leftarrow ConfigurationState
                                           # For all implemented Watch registers
WatchLo[n]_I \leftarrow 0
WatchLo[n]_R \leftarrow 0
                                          # For all implemented Watch registers
WatchLo[n]_W \leftarrow 0
                                         # For all implemented Watch registers
PerfCnt.Control[n]_{IE} \leftarrow 0
                                         # For all implemented PerfCnt registers
if (Config1_{CA} = 0 \& Config3_{ISA} = 0) then
    \texttt{restartPC} \leftarrow \texttt{PC}
    branchAdjust \leftarrow 4
                                      # Possible adjustment for delay slot
elseif ( Config1_{CA} = 1 ) then /* MIPS16 implemented */
    restartPC \leftarrow PC<sub>31..1</sub> || ISAMode
    if (ISAMode = 0) or ExtendedMIPS16Instruction
         branchAdjust \leftarrow 4  # Possible adjustment for 32-bit MIPS delay slot
    else
         branchAdjust \leftarrow 2  # Possible adjustment for MIPS16e delay slot
    endif
    ISAMode \leftarrow 0
elseif (Config3_{\rm ISA} = 1) /* only microMIPS is implemented */
    \texttt{restartPC} \leftarrow \texttt{PC}
    branchAdjust \leftarrow BDSlotInstrSize/* Adjust for microMIPS delay slot */
elseif (Config3_{\rm ISA} > 1) /* both MIPS32/64 & microMIPS are implemented */
    \texttt{restartPC} \leftarrow \texttt{PC}_{\texttt{31..1}} \parallel \texttt{ISAMode}
    if (ISAMode = 0)
         branchAdjust \leftarrow 4 /* Possible adjustment for 32-bit MIPS delay slot */
    else
         branchAdjust \leftarrow BDSlotInstrSize/* Adjust for microMIPS delay slot */
     endif
     ISAMode \leftarrow Config3<sub>TSA</sub> ==3
```

```
endif
if InstructionInBranchDelaySlot then
    ErrorEPC ← restartPC - branchAdjust # PC of branch/jump
else
    ErrorEPC ← restartPC # PC of instruction
endif
PC ← 0xBFC0 0000
```

## 4.8.2 Soft Reset Exception

A Soft Reset Exception occurs when the *SI\_WarmResetN* signal is asserted. This exceptions is not maskable. When a Soft Reset Exception occurs, the processor performs a subset of the full reset initialization. Although a Soft Reset Exception does not unnecessarily change the state of the processor, it may be forced to do so in order to place the processor in a state in which it can execute instructions from uncached, unmapped address space. Since bus, cache, or other operations may be interrupted, portions of the cache, memory, or other processor state may be inconsistent.

The primary difference between the Reset and Soft Reset Exceptions is in actual use. The Reset Exception is typically used to initialize the processor on power-up, while the Soft Reset Exception is typically used to recover from a non-responsive (hung) processor. The semantic difference is provided to allow boot software to save critical coprocessor 0 or other register state to assist in debugging the potential problem. As such, the processor may reset the same state when either reset signal is asserted, but the interpretation of any state saved by software may be very different.

In addition to any hardware initialization required, the following state is established on a Soft Reset Exception:

- The BEV, TS, SR, NMI, and ERL fields of the Status register are initialized to a specified state.
- The *ErrorEPC* register is loaded with the restart PC, as described in Table 4.9.
- PC is loaded with 0xBFC0 0000.

#### Cause Register ExcCode Value

None

### **Additional State Saved**

None

#### **Entry Vector Used**

Reset (0xBFC0 0000)

#### **Operation**

```
branchAdjust \leftarrow 4  # Possible adjustment for 32-bit MIPS delay slot
    else
       branchAdjust \leftarrow 2
                             # Possible adjustment for MIPS16e delay slot
   endif
   ISAMode \leftarrow 0
elseif (Config3_{\rm ISA} = 1) /* only microMIPS is implemented */
   restartPC \leftarrow PC
   branchAdjust ← BDSlotInstrSize/* Adjust for microMIPS delay slot */
elseif (Config3_{\rm ISA} > 1) /* both MIPS32/64 & microMIPS are implemented */
   \texttt{restartPC} \leftarrow \texttt{PC}_{\texttt{31..1}} \parallel \texttt{ISAMode}
   if (ISAMode = 0)
       branchAdjust \leftarrow 4 /* Possible adjustment for 32-bit MIPS delay slot */
   else
       branchAdjust \leftarrow BDSlotInstrSize/* Adjust for microMIPS delay slot */
   ISAMode \leftarrow Config3_{ISA} == 3
if InstructionInBranchDelaySlot then
   ErrorEPC ← restartPC - branchAdjust # PC of branch/jump
   ErrorEPC ← restartPC # PC of instruction
PC ← 0xBFC0 0000
```

## 4.8.3 Debug Single Step Exception

When single-step mode is enabled, a Debug Single Step exception occurs each time the processor has taken a single execution step in Non-Debug Mode. An execution step is a single instruction, or an instruction pair consisting of a jump/branch instruction and the instruction in the associated delay slot. The SSt bit in the Debug register enables Debug Single Step exceptions. They are disabled on the first execution step after a DERET.

The DEPC register points to the instruction on which the Debug Single Step Exception occurred, which is also the next instruction to execute when returning from Debug Mode. The debug software can examine the system state before this instruction is executed. Thus the DEPC will not point to the instruction(s) that have just executed in the execution step, but rather the instruction following the execution step. The Debug Single Step Exception never occurs on an instruction in a jump/branch delay slot, because the jump/branch and the instruction in the delay slot are always executed in one execution step; thus the DBD bit in the Debug register is never set for a Debug Single Step Exception.

Exceptions occurring on the instruction(s) executed with debug single step exception enabled are taken even though debug single step was enabled. For a normal exception (other than reset), a debug single step exception is then taken on the first instruction in the normal exception handler. Debug exceptions are unaffected by single-step mode, e.g. returning to a SDBBP instruction with debug single step exceptions enabled causes a debug software breakpoint exception, and *DEPC* points to the SDBBP instruction. However, returning to an instruction (not jump/branch) just before the SDBBP instruction, causes a debug single step exception with the *DEPC* pointing to the SDBBP instruction.

To ensure proper functionality of single step, the Debug Single Step Exception has priority over all other exceptions except reset and soft reset.

Note that the Debug Single Step Exception is only possible when the *NoSSt* bit in the *Debug* register is 0.

## Debug Register Debug Status Bit Set

DSS

#### **Additional State Saved**

None

## **Entry Vector Used**

Debug exception vector

## 4.8.4 Debug Interrupt Exception

A debug interrupt exception is either caused by the DbgBrk bit in the OCI CONTROL register, or caused by the debug interrupt request signal to the CPU.

The debug interrupt exception is an asynchronous debug exception that is taken as soon as possible, but with no specific relation to the executed instructions. The *DEPC* register is set to the instruction where execution should continue after the debug handler is through. The *DBD* bit is set based on whether the interrupted instruction was executing in the delay slot of a branch.

#### **Debug Register Debug Status Bit Set**

DINT

#### Additional State Saved

None

#### **Entry Vector Used**

Debug exception vector

## 4.8.5 Non-Maskable Interrupt (NMI) Exception/

A non maskable interrupt exception occurs when the *SI\_NMI* signal is asserted to the processor. *SI\_NMI* is an edge sensitive signal - only one NMI exception will be taken each time it is asserted. An NMI exception occurs only at instruction boundaries, so it does not cause any reset or other hardware initialization. The state of the cache, memory, and other processor states are consistent and all registers are preserved, with the following exceptions:

- The BEV, TS, SR, NMI, and ERL fields of the Status register are initialized to a specified state.
- The *ErrorEPC* register is loaded with PC-4 if the state of the processor indicates that it was executing an instruction in the delay slot of a branch. Otherwise, the *ErrorEPC* register is loaded with PC.
- PC is loaded with 0xBFC0 0000.

### Cause Register ExcCode Value:

None

#### **Additional State Saved:**

None

#### **Entry Vector Used:**

Reset (0xBFC0 0000)

#### **Operation:**

 $Status_{BEV} \leftarrow 1$ 

```
Status_{TS} \leftarrow 0
Status_{SR} \leftarrow 0
Status_{NMI} \leftarrow 1
\texttt{Status}_{\texttt{ERL}} \; \leftarrow \; 1
if (Config1_{CA} = 0 \& Config3_{ISA} = 0) then
    \texttt{restartPC} \leftarrow \texttt{PC}
    branchAdjust \leftarrow 4
                                     # Possible adjustment for delay slot
elseif ( {\tt Config1_{CA}} = 1) then /* MIPS16 is implemented */
    \texttt{restartPC} \leftarrow \texttt{PC}_{31..1} \ | \ | \ \texttt{ISAMode}
    if (ISAMode = 0) or ExtendedMIPS16Instruction
         branchAdjust \leftarrow 4  # Possible adjustment for 32-bit MIPS delay slot
    else
         branchAdjust \leftarrow 2  # Possible adjustment for MIPS16e delay slot
    endif
    ISAMode \leftarrow 0
elseif (Config3_{\rm ISA} = 1) /* only microMIPS is implemented */
    \texttt{restartPC} \, \leftarrow \, \texttt{PC}
    branchAdjust \leftarrow BDSlotInstrSize/* Adjust for microMIPS delay slot */
elseif (Config3_{\rm ISA} > 1) /* both MIPS32/64 & microMIPS are implemented */
    \texttt{restartPC} \leftarrow \texttt{PC}_{33..1} \parallel \texttt{ISAMode}
    if (ISAMode = 0)
         branchAdjust \leftarrow 4
                                    /* Possible adjustment for 32-bit MIPS delay slot */
    else
         branchAdjust \leftarrow BDSlotInstrSize/* Adjust for microMIPS delay slot */
    endif
    ISAMode \leftarrow Config3<sub>TSA</sub> ==3
if InstructionInBranchDelaySlot then
    ErrorEPC ← restartPC # PC of branch/jump
else
    \texttt{ErrorEPC} \leftarrow \texttt{restartPC} \ \# \ \texttt{PC} \ \texttt{of} \ \texttt{instruction}
endif
PC ← 0xBFC0 0000
```

## 4.8.6 Machine Check Exception

A machine check exception occurs when the processor detects an internal inconsistency. The following condition causes a machine check exception:

• The detection of multiple matching entries in the TLB (TLB-based MMU only). The core detects this condition on a TLB write and prevents the write from being completed. The TS bit in the *Status* register is set to indicate this condition. This bit is only a status flag and does not affect the operation of the device. Software clears this bit at the appropriate time. This condition is resolved by flushing the conflicting TLB entries. The TLB write can then be completed.

#### Cause Register ExcCode Value:

**MCheck** 

#### **Additional State Saved:**

None

#### **Entry Vector Used:**

General exception vector (offset 0x180)

## 4.8.7 Interrupt Exception

The interrupt exception occurs when one or more of the eight hardware, two software, or timer interrupt requests is enabled by the *Status* register, and the interrupt input is asserted. See 4.3 "Interrupts" on page 69 for more details about the processing of interrupts.

#### **Register ExcCode Value:**

Int

#### **Additional State Saved:**

**Table 4.11 Register States an Interrupt Exception** 

Register State	Value
CauseIP	indicates the interrupts that are pending.

#### **Entry Vector Used:**

General exception vector (offset 0x180) if the IV bit in the Cause register is zero.

Interrupt vector (offset 0x200) if the *IV* bit in the *Cause* register is one.

See 4.3.2 "Generation of Exception Vector Offsets for Vectored Interrupts" on page 78 for the entry vector used, depending on the interrupt mode the processor is operating in.

## 4.8.8 Debug Instruction Break Exception

A debug instruction break exception occurs when an instruction hardware breakpoint matches an executed instruction. The *DEPC* register and *DBD* bit in the *Debug* register indicate the instruction that caused the instruction hardware breakpoint to match. This exception can only occur if instruction hardware breakpoints are implemented.

#### **Debug Register Debug Status Bit Set:**

DIB

#### **Additional State Saved:**

None

#### **Entry Vector Used:**

Debug exception vector

## 4.8.9 Address Error Exception — Instruction Fetch/Data Access

An address error exception occurs under the following circumstances:

- An instruction is fetched from an address that is not aligned on a word boundary.
- A load or store word instruction is executed in which the address is not aligned on a word boundary.
- A load or store halfword instruction is executed in which the address is not aligned on a halfword boundary.
- A reference is made to a kernel address space from User Mode.
- A reference is made to a supervisor address space from User Mode.

Note that in the case of an instruction fetch that is not aligned on a word boundary, PC is updated before the condition is detected. Therefore, both EPC and BadVAddr point to the unaligned instruction address. In the case of a data access the exception is taken if either an unaligned address or an address that was inaccessible in the current processor mode was referenced by a load or store instruction.

### **Cause Register ExcCode Value:**

AdEL: Reference was a load or an instruction fetch

AdES: Reference was a store

#### **Additional State Saved:**

Table 4.12 CP0 Register States on an Address Exception Error

Register State	Value
BadVAddr	Failing address
Context <sub>VPN2</sub>	UNPREDICTABLE
EntryHi <sub>VPN2</sub>	UNPREDICTABLE
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

#### **Entry Vector Used:**

General exception vector (offset 0x180)

## 4.8.10 TLB Refill Exception — Instruction Fetch or Data Access

During an instruction fetch or data access, a TLB refill exception occurs when no TLB entry matches a reference to a mapped address space and the *EXL* bit is 0 in the *Status* register. Note that this is distinct from the case in which an entry matches but has the valid bit off. In that case, a TLB Invalid exception occurs.

#### Cause Register ExcCode Value:

TLBL: Reference was a load or an instruction fetch

TLBS: Reference was a store

#### **Additional State Saved:**

Table 4.13 CP0 Register States on a TLB Refill Exception

Register State	Value
BadVAddr	failing address.
Context	The BadVPN2 field contains VA <sub>31:13</sub> of the failing address.
EntryHi	The VPN2 field contains VA <sub>31:13</sub> of the failing address; the ASID field contains the ASID of the reference that missed.
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

## **Entry Vector Used:**

TLB refill vector (offset 0x000) if  $Status_{EXL} = 0$  at the time of exception; general exception vector (offset 0x180) if  $Status_{EXL} = 1$  at the time of exception

## 4.8.11 TLB Invalid Exception — Instruction Fetch or Data Access

During an instruction fetch or data access, a TLB invalid exception occurs in one of the following cases:

- No TLB entry matches a reference to a mapped address space; and the EXL bit is 1 in the Status register.
- A TLB entry matches a reference to a mapped address space, but the matched entry has the valid bit off.
- A TLB entry matches a reference to a mapped address space, but the reference is an instruction fetch and the matched entry has the execute inhibit (XI) bit on.
- A TLB entry matches a reference to a mapped address space, but the reference is a data load and the matched entry has the read inhibit (*Rl*) bit on.
- The virtual address is greater than or equal to the bounds address in a FM-based MMU.

### Cause Register ExcCode Value:

TLBL: Reference was a load or an instruction fetch

TLBS: Reference was a store

#### **Additional State Saved:**

Table 4.14 CP0 Register States on a TLB Invalid Exception

Register State	Value
BadVAddr	Failing address
Context	The <i>BadVPN2</i> field contains VA <sub>31:13</sub> of the failing address.
EntryHi	The VPN2 field contains VA <sub>31:13</sub> of the failing address; the ASID field contains the ASID of the reference that missed.
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

### **Entry Vector Used:**

General exception vector (offset 0x180)

## 4.8.12 Execute-Inhibit Exception

An Execute-Inhibit exception occurs when the virtual address of an instruction fetch matches a TLB entry whose XI bit is set. This exception type can only occur if the XI bit is implemented within the TLB and is enabled, which is denoted by the PageGrain<sub>XIE</sub> bit.

## Cause Register ExcCode Value

if  $PageGrain_{IEC} == 0$  TLBL

if  $PageGrain_{IEC} == 1TLBXI$ 

#### **Additional State Saved**

Table 4.15 CP0 Register States on a Execute-Inhibit Exception

Register State	Value
BadVAddr	Failing address
Context	If Config3 <sub>CTXTC</sub> bit is set, then the bits of the Context register corresponding to the set bits of the Virtual Index field of the ContextConfig register are loaded with the high-order bits of the virtual address that missed.  If Config3 <sub>CTXTC</sub> bit is clear, then the BadVPN2 field contains VA <sub>31 13</sub> of the failing address
Entry Hi	The <i>VPN2</i> field contains VA <sub>31 13</sub> of the failing address; the <i>ASID</i> field contains the ASID of the reference that missed.
Entry Lo0	UNPREDICTABLE
Entry Lo1	UNPREDICTABLE

## **Entry Vector Used**

General exception vector (offset 0#180)

## 4.8.13 Read-Inhibit Exception

A Read-Inhibit exception occurs when the virtual address of a memory load reference matches a TLB entry whose RI bit is set. This exception type can only occur if the RI bit is implemented within the TLB and is enabled, which is denoted by the *PageGrain<sub>XIE</sub>* bit. MIPS16 PC-relative loads are a special case and are not affected by the RI bit.

#### Cause Register ExcCode Value

if  $PageGrain_{IEC} == 0$  TLBL

if PageGrain<sub>IEC</sub> == 1TLBXI

#### Additional State Saved

Table 4.16 CP0 Register States on a Read-Inhibit Exception

Register State	Value
BadVAddr	Failing address
Context	If Config3 <sub>CTXTC</sub> bit is set, then the bits of the Context register corresponding to the set bits of the Virtual Index field of the ContextConfig register are loaded with the high-order bits of the virtual address that missed.  If Config3 <sub>CTXTC</sub> bit is clear, then the BadVPN2 field contains VA <sub>31 13</sub> of the failing address
Entry Hi	The <i>VPN2</i> field contains VA <sub>31 13</sub> of the failing address; the <i>ASID</i> field contains the ASID of the reference that missed.
Entry Lo0	UNPREDICTABLE
Entry Lo1	UNPREDICTABLE

#### **Entry Vector Used**

General exception vector (offset 0#180)

## 4.8.14 BIU Transaction Parity Error Exception

An BIU error exception occurs when an instruction or data reference detects a data parity error. This exception is not maskable. The exception vector is to an unmapped, uncached address. When detected internally, this exception is imprecise on the M6250.

#### Cause Register ExcCode Value

CacheErr: The CacheErr code is used to represent that an error in transmis sion was detected. For details, refer to the CacheErr and CacheErrAddr registers.

#### **Additional State Saved**

Table 4.17 CP0 Register States on a BIU Parity Error Exception

Register State	Value
CacheErr	Address of error detected
ErrorEPC	Restart PC

#### **Entry Vector Used**

Cache error vector (offset 0x100)

## 4.8.15 Cache/SPRAM E ECC Error Exception

A cache/SPRAM error exception occurs when an instruction or data reference detects a cache tag or ECC error. This exception is not maskable. The exception vector is to an unmapped, uncached address. This exception is imprecise on the M6250.

#### Cause Register ExcCode Value

CacheErr: The CacheErr code is used to represent that an error in transmis sion was detected. For details, refer to the CacheErr and CacheErrAddr registers.

#### Additional State Saved

Table 4.18 CP0 Register States on a Cache/SPRAM ECC Error Exception

Register State	Value
CacheErr	Address of error detected
ErrorEPC	Restart PC

#### **Entry Vector Used**

Cache error vector (offset 0x100)

## 4.8.16 Bus Error Exception — Instruction Fetch or Data Access

A bus error exception occurs when an instruction or data access makes a bus request (due to a cache miss or an uncacheable reference) and that request terminates in an error. The bus error exception can occur on either an instruction fetch or a data access. Bus error exceptions that occur on an instruction fetch have a higher priority than bus error exceptions that occur on a data access.

By default, bus errors on instruction accesses are returned immediately with the read data (if available). When fetching speculatively, the M6250 core will save these errors until the fetch becomes critical and will then be executed.

For bus error exceptions on data read accesses in the absence of caches, all data reads are considered critical and bus error exceptions are taken immediately. With the presence of caches, the data read may not be consumed by the pipeline immediately, but the core nevertheless takes the bus error exception as soon as it is received.

For bus error exceptions on data write accesses, the write response is typically expected to return on the next cycle. However, if the response is delayed, it can be sent later on the port BRESP. These error responses will cause the core to take an imprecise bus error exception; however, it does not accurately update the ErrorEPC value, and software is responsible for verifying the state of the CPU caused by the imprecise error exception.

#### Exceptions and Interrupts in the M6250 Core

If caches are present, bus-errors caused by the eviction operation are considered imprecise.

Bus errors taken on the requested (critical) word of an instruction fetch or data load are precise. Other bus errors, such as stores or non-critical words of a burst read, can be imprecise. These errors are taken when an AXI slave responds with an error code.

### Cause Register ExcCode Value:

IBE: Error on an instruction reference

DBE: Error on a data reference

#### **Additional State Saved:**

None

#### **Entry Vector Used:**

General exception vector (offset 0x180)

## 4.8.17 Debug Software Breakpoint Exception

A debug software breakpoint exception occurs when an SDBBP instruction is executed. The *DEPC* register and *DBD* bit in the *Debug* register will indicate the SDBBP instruction that caused the debug exception.

#### **Debug Register Debug Status Bit Set:**

DBp

#### **Additional State Saved:**

None

#### **Entry Vector Used:**

Debug exception vector

## 4.8.18 Execution Exception — System Call

The system call exception is one of the execution exceptions. A system call exception occurs when a SYSCALL instruction is executed.

## Cause Register ExcCode Value:

Sys

#### **Additional State Saved:**

None

### **Entry Vector Used:**

General exception vector (offset 0x180)

### 4.8.19 Execution Exception — Breakpoint

The breakpoint exception is one of the execution exceptions. All of these exceptions have the same priority. A breakpoint exception occurs when a BREAK instruction is executed.

Cause	Register	ExcCode	Value:

Вр

#### **Additional State Saved:**

None

### **Entry Vector Used:**

General exception vector (offset 0x180)

## 4.8.20 Execution Exception — Reserved Instruction

The reserved instruction exception is one of the execution exceptions. All of these exceptions have the same priority. A reserved instruction exception occurs when a reserved or undefined major opcode or function field is executed. This includes Coprocessor 2 instructions which are decoded reserved in the Coprocessor 2. On the M6250 core, the priority between RI exceptions and other execution exceptions is dependent on the ISA mode. If the core is operating in microMIPS mode, an RI exception is flagged if the opcode does not refer to a defined instruction, or if the hardware resources for this instruction are not configured/present. If the core is operating in MIPS32 mode, and the instruction falls in one of the privileged resource groups identified by the major opcode CP0, COP1, COP2, or DSP minor opcodes, then the CPU flags a Coprocessor Unusable exception; else, an undefined instruction will cause an RI exception.

#### **Cause Register ExcCode Value:**

RΙ

#### **Additional State Saved:**

None

#### **Entry Vector Used:**

General exception vector (offset 0x180)

## 4.8.21 Execution Exception — Coprocessor Unusable

The coprocessor unusable exception is one of the execution exceptions. A coprocessor unusable exception occurs when an attempt is made to execute a coprocessor instruction for one of the following:

- A corresponding coprocessor unit that has not been marked usable by setting its CU bit in the Status register
- CP0 instructions when the processor is executing in User Mode

#### Cause Register ExcCode Value:

CpU

#### **Additional State Saved:**

Table 4.19 Register States on a Coprocessor Unusable Exception

Register State	Value
Cause <sub>CE</sub>	Unit number of the coprocessor being referenced

#### **Entry Vector Used:**

General exception vector (offset 0x180)

## 4.8.22 Execution Exception — DSP Module State Disabled

The DSP Module State Disabled exception is an execution exception. It occurs when an attempt is made to execute a DSP Module instruction when the MX bit in the *Status* register is not set. This allows an OS to do "lazy" context switching.

#### Cause Register ExcCode Value:

**DSPDis** 

#### **Additional State Saved:**

None

#### **Entry Vector Used:**

General exception vector (offset 0x180)

## 4.8.23 Execution Exception — Coprocessor 2 Exception

The Coprocessor 2 exception is one of the execution exceptions. A Coprocessor 2 exception occurs when a valid Coprocessor 2 instruction cause a general exception in the Coprocessor 2.

#### Cause Register ExcCode Value:

C2E

#### **Additional State Saved:**

Depending on the Coprocessor 2 implementation, additional state information of the exception can be saved in a Coprocessor 2 control register.

## **Entry Vector Used:**

General exception vector (offset 0x180)

## 4.8.24 Execution Exception — Implementation-Specific 1 Exception

The Implementation-Specific 1 exception is one of the execution exceptions. An implementation-specific 1 exception occurs when a valid coprocessor 2 instruction cause an implementation-specific 1 exception in the Coprocessor 2.

#### **Cause Register ExcCode Value:**

IS1

#### **Additional State Saved:**

Depending on the coprocessor 2 implementation, additional state information of the exception can be saved in a coprocessor 2 control register.

#### **Entry Vector Used:**

General exception vector (offset 0x180)

## 4.8.25 Execution Exception — Integer Overflow

The integer overflow exception is one of the execution exceptions. An integer overflow exception occurs when selected integer instructions result in a 2's complement overflow.

#### Cause Register ExcCode Value:

Ov

#### **Additional State Saved:**

None

#### **Entry Vector Used:**

General exception vector (offset 0x180)

## 4.8.26 Debug Data Break Exception

A debug data break exception occurs when a data hardware breakpoint matches the load/store transaction of an executed load/store instruction. The *DEPC* register and *DBD* bit in the *Debug* register will indicate the load/store instruction that caused the data hardware breakpoint to match. The load/store instruction that caused the debug exception has not completed e.g. not updated the register file, and the instruction can be re-executed after returning from the debug handler.

#### **Debug Register Debug Status Bit Set:**

DDBL for a load instruction or DDBS for a store instruction

#### **Additional State Saved:**

None

#### **Entry Vector Used:**

Debug exception vector

## 4.8.27 Complex Break Exception

A complex data break exception occurs when the complex hardware breakpoint detects an enabled breakpoint. Complex breaks are taken imprecisely—the instruction that actually caused the exception is allowed to complete and the *DEPC* register and *DBD* bit in the *Debug* register point to a following instruction.

#### **Debug Register Debug Status Bit Set:**

DIBImpr, DDBLImpr, and/or DDBSImpr

#### **Additional State Saved:**

Debug2 fields indicate which type(s) of complex breakpoints were detected.

#### **Entry Vector Used:**

Debug exception vector

## 4.8.28 TLB Modified Exception — Data Access

During a data access, a TLB modified exception occurs on a store reference to a mapped address if the following condition is true:

• The matching TLB entry is valid, but not dirty.

## Cause Register ExcCode Value:

Mod

### **Additional State Saved:**

Table 4.20 Register States on a TLB Modified Exception

Register State	Value
BadVAddr	failing address
Context	The BadVPN2 field contains VA <sub>31:13</sub> of the failing address.
EntryHi	The VPN2 field contains VA <sub>31:13</sub> of the failing address; the ASID field contains the ASID of the reference that missed.
EntryLo0	UNPREDICTABLE
EntryLo1	UNPREDICTABLE

### **Entry Vector Used:**

General exception vector (offset 0x180)


# 4.9 Exception Handling and Servicing Flowcharts

The remainder of this chapter contains flowcharts for the following exceptions and guidelines for their handlers:

- General exceptions and their exception handler
- TLB miss exception and their exception handler
- Reset, soft reset and NMI exceptions, and a guideline to their handler
- · Debug exceptions

## Figure 4.3 General Exception Handler (HW)

Exceptions other than Reset, Soft Reset, NMI, Debug, cache error, or first-level TLB miss. Note: Interrupts can be masked by IE or IMs is masked if EXL = 1



To General Exception Servicing Guidelines

Comments \* Unmapped vector so TLBMod, TLBInv, or TLB Refill exceptions not possible MFC0 -\* EXL=1 so Interrupt exceptions are disabled \* OS/System to avoid all other exceptions Context, EPC, Status, Cause \* Only Reset, Soft Reset, NMI exceptions possible. MTC0 -Set Status bits: (Optional - only to enable Interrupts while keeping Kernel  $UM \leftarrow 0$ ,  $EXL \leftarrow 0$ , Mode) IE←1 Check Cause value & Jump to \* After EXL=0, all exceptions allowed. appropriate Service Code (except interrupt if masked by IE) Service Code **EXL** = 1 MTC0 -**EPC,STATUS** \* ERET is not allowed in the branch delay slot of another Jump Instruction \* Processor does not execute the instruction which is in the ERET's branch delay slot **ERET** \* PC  $\leftarrow$  EPC; EXL  $\leftarrow$  0 \* LLbit ← 0

Figure 4.4 General Exception Servicing Guidelines (SW)




Figure 4.5 TLB Miss Exception Handler (HW)

Figure 4.6 TLB Exception Servicing Guidelines (SW)

Comments

# \* Unmapped vector so TLBMod, TLBInv, or TLB Refill exceptions not possible \* EXL=1 so Watch, Interrupt exceptions disabled MFC0 - CONTEXT \* OS/System to avoid all other exceptions \* Only Reset, Soft Reset, NMI exceptions poss ble. \* Load the mapping of the virtual address in Context Reg. Move it to EntryLo and write into the TLB \* There could be a TLB miss again during the mapping of the data or instruction address. The processor will jump to the general exception vector since the EXL is Service Code 1. (Option to complete the first level refill in the general exception handler or ERET to the original instruction and take the exception again) \* ERET is not allowed in the branch delay slot of another Jump Instruction \* Processor does not execute the instruction which is in **ERET** the ERET's branch delay slot \* PC $\leftarrow$ EPC; EXL $\leftarrow$ 0 \* LLbit ← 0




Figure 4.7 Reset, Soft Reset and NMI Exception Handling and Servicing Guidelines

# **CP0 Registers of the M6250 Core**

The System Control Coprocessor (CP0) provides the register interface to the M6250 processor core for the support of memory management, address translation, exception handling, and other privileged operations. Each CP0 register is identified by a *Register Number*, from 0 through 31, and a *Select Number* that is used as the value in the *sel* field of the MFC0 (Move From Coprocessor 0) and MTC0 (Move To Coprocessor 0) instructions. For example, the *EBase* register is Register Number 15, Select 1. After updating a CP0 register, there is a hazard period of zero or more instructions from the update by the MTC0 instruction until the update has taken effect in the core.

The Debug registers are described in Chapter 9, "Debug Support in the M6250 Core" on page 216.

# **5.1 CP0 Register Summary**

Table 5.1 lists the CP0 registers in numerical order. Individual registers are described in Section 5.2 "CP0 Register Descriptions".

Register Number	Select Number	Register Name	Function	
0	0	Index	Index into the TLB array	
1	0	Random	Randomly generated index into the TLB array	
2	0	EntryLo0	Low-order portion of the TLB entry for even-numbered virtual pages	
3	0	EntryLo1	Low-order portion of the TLB entry for odd-numbered virtual pages	
4	0 2	Context UserLocal	Pointer to page table entry in memory User information that can be written by privileged software and read via <i>RDHWR</i> register 29	
5	0 1	PageMask PageGrain	PageMask controls the variable page sizes in TLB entries. PageGrain enables support of 1KB pages in the TLB.	
6	0	Wired3	Controls the number of fixed ("wired") TLB entries	
7	0	HWREna	Enables access via the RDHWR instruction to selected hardware registers in non-privileged mode	
8	0 1 2	BadVAddr BadInstr BadInstrP	Reports the address for the most recent address-related exception Reports the instruction that caused the most recent exception Reports the branch instruction if a delay slot or forbidden slot caused the most recent exception	
9	0	Count	Processor cycle count	
10	0	EntryHi	High-order portion of the TLB entry	

Table 5.1 CP0 Registers

**Table 5.1 CP0 Registers (Continued)** 

Register Number	Select Number	Register Name	Function
11	0	Compare	Timer interrupt control
12	0 1 2 3 4 5	Status IntCtl SRSCtl SRSMap1 View_IPL SRSMAP2	Processor status and control Interrupt system status and control Shadow Register Sets status and control Shadow set IPL mapping Contiguous view of IM and IPL fields Shadow set IPL mapping
13	0 4 5	Cause View_RIPL NestedExc	Cause of last exception Read access to IP ot RIPL field in Cause register Supports nested fault feature
14	0 2	EPC NestedEPc	Program counter at last exception Supports nested fault feature
15	0 1 2	PRId/ EBase CDMMBase	Processor identification and revision Exception base address Common Device Memory Map Base register
16	0 1 2 3 4 5 7	Config Config1 Config2 Config3 Config4 Config5 Config7	Configuration registers
17	0	LLAddr	Load linked address
20 - 22		Reserved	Reserved
23	0 3 6	Debug UserTraceData1 Debug2	Debug register User Trace Data1 register Debug register 2
24	0 3	DEPC UserTraceData2	Program counter at last debug exception User Trace Data2 register
25	0 1 2 3	PerfCtl0 PerfCnt0 PerfCtl1 PerfCnt1	Performance counter 0 control Performance counter 0 Performance counter 1control Performance counter 1
26	0	ErrCtl	Software test enable of way-select and Data RAM arrays for I-Cache and D-Cache
27	0	CacheErr	Records information about Cache/SPRAM ECC errors
27	0	CacheErrAddr	Records information about Cache/SPRAM ECC errors
28	0 1 2 3 4 5	ITagLo IDataLo DTagLo DDataLo IDataLoECC DDataLoECC	I-Ccache/ISPRAM tag interface Low-order portion of I-Cache/ISPRAM data interface D-Cache/DSPRAM tag interface Low-order portion of D-Cache/DSPRAM data interface ECC Error Code for I-Ccache/ISPRAM data interface ECC Error Code for D-Ccache/DSPRAM data interface

**Table 5.1 CP0 Registers (Continued)** 

Register Number	Select Number	Register Name	Function	
29	0	ITagHi	ECC Error Code for I-Ccache/ISPRAM tag interface	
	1	IDataHi	High-order portion of I-Cache/ISPRAM data interface	
	2	DTagHi	ECC Error Code for D-Cache/DSPRAM tag interface	
	3	DDataHi	High-order portion of D-Cache/DSPRAM data interface	
	5	DDataHiECC	ECC Error Code for D-Ccache/DSPRAM data interface	
30	0	ErrorEPC	Program counter at last error	
31	0	DeSAVE	Debug handler scratchpad register	
	2	KScratch1	Scratch Register for Kernel Mode	
	3	Kscratch2	Scratch Register for Kernel Mode	
	4	Kscratch3	Scratch Register for Kernel Mode	
	5	Kscratch4	Scratch Register for Kernel Mode	
	6	Kscratch5	Scratch Register for Kernel Mode	
	7	Kscratch6	Scratch Register for Kernel Mode	

# **5.2 CP0 Register Descriptions**

This section contains descriptions of each CP0 register. The registers are listed in numerical order, first by Register Number, then by Select Number.

For each register described below, field descriptions include the read/write properties of the field (shown in Table 5.2) and the reset state of the field.

Table 5.2 CP0 Register R/W Field Types

Read/Write Notation	Hardware Interpretation	Software Interpretation	
R/W	A field in which all bits are readable and writable by software and, potentially, by hardware. Hardware updates of this field are visible by software reads. Software updates of this field are visible by hardware reads. If the reset state of this field is "Undefined," either software or hardware must initialize the value before the first read will return a predictable value. This should not be confused with the formal definition of UNDEFINED behavior.		
R	A field that is either static or is updated only by hardware.  If the Reset State of this field is either "0" or "Preset", hardware initializes this field to zero or to the appropriate state, respectively, on powerup.  If the Reset State of this field is "Undefined", hardware updates this field only under those conditions specified in the description of the field.	A field to which the value written by software is ignored by hardware. Software may write any value to this field without affecting hardware behavior. Software reads of this field return the last value updated by hardware. If the Reset State of this field is "Undefined," software reads of this field result in an UNPRE-DICTABLE value except after a hardware update done under the conditions specified in the description of the field.	
W	A field that can be written by software but which can not be read by software. Software reads of this field will return an UNDEFINED value.		
0	A field that hardware does not update, and for which hardware can assume a zero value.  Software reads of this field return z ware writes of non-zero values to the ignored.		

### 5.2.1 Index Register (CP0 Register 0, Select 0)

Fiolds

The *Index* register is a 32-bit read/write register that contains the index used to access the TLB for TLBP, TLBR, and TLBWI instructions. The width of the index field is implementation-dependent as a function of the number of TLB entries that are implemented. The minimum value for TLB-based MMUs is *Ceiling(Log<sub>2</sub>(TLBEntries))*.

Hardware leaves the Index field unchanged if a value greater than or equal to the number of TLB entries is written to the *Index* register.

Figure 5.1 Index Register Format



**Table 5.3 Index Register Field Descriptions** 

Fiel	ds				
Name	Bit(s)		Description	Read/Write	Reset State
P	31	the TLBP instruction occurred. When Probe (TLBP) in	lardware writes this bit during execution of ection to indicate whether a TLB match set to 1, it indicates that the previous TLB-astruction failed to find a match in the TLB. It this bit to 1 after a TLBP has cleared the    Meaning   A match occurred, and the Index field	R/W	Undefined
		1	contains the index of the matching entry.  No match occurred, and the <i>Index</i> field is <b>UNPREDICTABLE</b> .		
0	30:5	Must be written	as zeros; returns zeros on reads.	0	0
Index	4:0	Write instruction only when it find to find a match, ABLE. The width	ndex to the TLB entry affected by the TLBRead and TLB-Vrite instructions. This field is set by the TLBP instruction only when it finds a matching TLB entry. If the TLBP fails of find a match, the contents of this field are UNPREDICTABLE. The width of this field is dependent on the size of the TLB configured at build-time.		Undefined

### 5.2.2 EntryLo0 and EntryLo1 Registers (CP0 Registers 2 and 3, Select 0)

The pair of *EntryLo* registers act as the interface between the TLB and the TLBP, TLBR, TLBWI, and TLBWR instructions. *EntryLo0* holds the entries for even pages and *EntryLo1* holds the entries for odd pages. Software may determine the number of PA bits supported within the PFNX and PFN fields by writing all ones to the *EntryLo0* or *EntryLo1* registers and reading the value back. Bits read as "1" from the *PFN* field allow software to determine the boundary between the *PFN* and *Fill* fields to calculate the number of physical address bits supported.

The contents of the *EntryLo0* and *EntryLo1* registers are undefined after an address error, TLB invalid, TLB modified, or TLB refill exception.

Software can access the 32-bit extension with the new MTHC0 and MFHC0 instructions. Software can detect support for XPA by reading *Config3LPA*. Software can enable XPA using *PageGrainELPA*.

Figure 5.2 EntryLo0, EntryLo1 Register Format




Table 5.4 EntryLo0, EntryLo1 Register Field Descriptions

Fields				
Name	Bit(s)	Description	Read/Write	Reset State
Fill	63:55	These bits are ignored on write and return zero on read. The boundaries of this field change as a function of the number of physical address bits implemented.	R	0
PFNX	54:32	If XPA is not configured, bits [35:32], are RO If XPA is configured, bits [35:32] are R/W  Page Frame Number Extension. If the processor is enabled to support XPA ( <i>Config3LPA</i> =1 and <i>PageGrainELPA</i> =1) this field is concatenated with the <i>PFN</i> field to form the full page frame number corresponding to the physical address. On the M6250 cores, only 40 bits of physical address is supported, hence, the PFNX is limited to bits 35:32 and corresponds to physical address bits [39:36]. The boundaries of this field change as a function of the number of physical addresses is not enabled ( <i>Config3LPA</i> = 0 or <i>PageGrainELPA</i> = 0), these bits are ignored on write and return 0 on read.	RO, R/W	Undefined
RI	31	Read Inhibit. If this bit is set, an attempt to read data from the page causes a TLB Invalid exception, even if the <i>V</i> (Valid) bit is set. The <i>RI</i> bit is enabled only if the <i>RIE</i> bit of the <i>PageGrain</i> register is set. If the RIE bit of <i>PageGrain</i> is not set, the RI bit of <i>EntryLo0/EntryLo1</i> is a reserved 0 bit as per the MIPS32 specification.	R/W	0
XI	30	Execute Inhibit. If this bit is set, an attempt to fetch from the page causes a TLB Invalid exception, even if the <i>V</i> (Valid) bit is set. The <i>XI</i> bit is enabled only if the <i>XIE</i> bit of the <i>PageGrain</i> register is set. If the XIE bit of <i>PageGrain</i> is not set, the XI bit of <i>EntryLo0/EntryLo1</i> is a reserved 0 bit as per the MIPS32 specification.	R/W	0

Table 5.4 EntryLo0, EntryLo1 Register Field Descriptions (Continued)

Fiel	ds			
Name	Bit(s)	Description	Read/Write	Reset State
PFN	29:26	If XPA is not configured, bits [29:26], are RO If XPA is configured, bits [29:26] are R/W  These 4 bits are normally part of the PFN; however, if the core is not configured with XPA, then the core supports only 32 bits of physical address, and the PFN is only 20 bits wide. Therefore, bits 29:26 of this register must be written with zeros. if the core supports XPA, then these bits correspond to the physical address bits [35:32]	RO R/W	0
PFN	25:6	Page Frame Number. If the core is not configured with XPA, then this field contributes to the definition of the high-order bits of the physical address. If the processor is enabled to support 1KB pages ( $Config3_{SP} = 1$ and $PageGrain_{ESP} = 1$ ), the PFN field corresponds to bits 29:10 of the physical address (the field is shifted left by 2 bits relative to the Release 1 definition to make room for $PA_{11 \ 10}$ ). If the processor is not enabled to support 1KB pages ( $Config3_{SP} = 0$ or $PageGrain_{ESP} = 0$ ), the PFN field corresponds to bits 3112 of the physical address.	R/W	Undefined
С	5:3	Coherency attribute of the page. See Table 5.5.	R/W	Undefined
D	2	"Dirty" or write-enable bit, indicating that the page has been written, and/or is writable. If this bit is a one, then stores to the page are permitted. If this bit is a zero, then stores to the page cause a TLB Modified exception.	R/W	Undefined
V	1	Valid bit, indicating that the TLB entry, and thus the virtual page mapping, are valid. If this bit is a one, then accesses to the page are permitted. If this bit is a zero, then accesses to the page cause a TLB Invalid exception.	R/W	Undefined
G	0	Global bit. On a TLB write, the logical AND of the G bits in both the <i>EntryLo0</i> and <i>EntryLo1</i> register becomes the G bit in the TLB entry. If the TLB entry G bit is a one, then the ASID comparisons are ignored during TLB matches. On a read from a TLB entry, the G bits of both <i>EntryLo0</i> and <i>EntryLo1</i> reflect the state of the TLB G bit.	R/W	Undefined

Table 5.5 lists the encoding of the C field of the *EntryLo0* and *EntryLo1* registers and the K0 field of the *Config* register.

**Table 5.5 Cache Coherency Attributes** 

C[5:3] Value	Cache Coherency Attribute
0	Cacheable, noncoherent, write-through, no write allocate
1	Cacheable, noncoherent, write-through, write allocate
3, 4, 5, 6	Cacheable, noncoherent, write-back, write allocate
2, 7	Uncached

**Table 5.5 Cache Coherency Attributes** 

C[5:3] Value	Cache Coherency Attribute	
In the M6250 processor covalue 7 is not used and is	ore, only values 2 and 3 are used. Values 0, 4, 5 and 6 are not used and are mapped to 3. The mapped to 2.	

### 5.2.3 Context Register (CP0 Register 4, Select 0)

The *Context* register is a read/write register containing a pointer to an entry in the page table entry (PTE) array. This array is an operating system data structure that stores virtual-to-physical translations. During a TLB miss, the operating system loads the TLB with the missing translation from the PTE array. The *Context* register duplicates some of the information provided in the *BadVAddr* register but is organized in such a way that the operating system can directly reference an 8-byte page table entry (PTE) in memory.

A TLB exception (TLB Refill, TLB Invalid, or TLB Modified) causes bits  $VA_{31:13}$  of the virtual address to be written into the *BadVPN2* field of the *Context* register. The *PTEBase* field is written and used by the operating system.

The BadVPN2 field of the Context register is not defined after an address error exception.

Figure 5.3 Context Register Format

PTEBase	BadVPN2	0

**Table 5.6 Context Register Field Descriptions** 

Fields				
Name	Bit(s)	Description	Read/Write	Reset State
PTEBase	31:23	This field is for use by the operating system and is normally written with a value that allows the operating system to use the <i>Context</i> Register as a pointer into the current PTE array in memory.	R/W	Undefined
BadVPN2	22:4	This field is written by hardware on a TLB miss. It contains bits VA <sub>31:13</sub> of the virtual address that missed.	R	Undefined
0	3:0	Must be written as zero; returns zero on reads.	0	0

# 5.2.4 UserLocal Register (CP0 Register 4, Select 2)

The *UserLocal* register is a read-write register that is not interpreted by the hardware and conditionally readable via the RDHWR instruction.

Figure 5.4 shows the format of the UserLocal register; Table 5.7 describes the UserLocal register fields.

#### Figure 5.4 UserLocal Register Format



#### **Table 5.7 UserLocal Register Field Descriptions**

Fields			Read /	
Name	Bit(s)	Description	Write	Reset State
UserLocal	31:0	This field contains software information that is not interpreted by hardware.	R/W	Undefined

#### **Programming Notes**

Privileged software may write this register with arbitrary information and make it accessible to unprivileged software via register 29 (*ULR*) of the RDHWR instruction. To do so, bit 29 of the *HWREna* register must be set to 1 to enable unprivileged access to the register. In some operating environments, the *UserLocal* register contains a pointer to a thread-specific storage block that is obtained via the *RDHWR* register.

### 5.2.5 PageMask Register (CP0 Register 5, Select 0)

The *PageMask* register is a read/write register used for reading from and writing to the TLB. It holds a comparison mask that sets the variable page size for each TLB entry, as shown in Table 5.9. Figure 5.5 shows the format of the *PageMask* register; Table 5.8 describes the *PageMask* register fields.

Figure 5.5 PageMask Register Format




Table 5.8 PageMask Register Field Descriptions

Fields				
Name	Bits	Description	Read/Write	Reset State
0	31:29, 10:0	Ignored on writes; returns zero on reads.	R	0
Mask	28:13	The <i>Mask</i> field is a bit mask in which a "1" bit indicates that the corresponding bit of the virtual address should not participate in the TLB match.	R/W	Undefined
0	12:0	Ignored on writes; returns zero on reads.	R	0

Table 5.9 Values for the Mask Field of the PageMask Register

		Bit														
Page Size	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13
4 KBytes	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
16 KBytes	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

Table 5.9 Values for the Mask Field of the PageMask Register

		Bit														
Page Size	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13
64 KBytes	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
256 KBytes	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
1 MByte	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
4 MByte	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1
16 MByte	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
64 MByte	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
256 MByte	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

It is implementation-dependent how many of the encodings described in Table 5.9 are implemented. All processors must implement the 4KB page size. If a particular page size encoding is not implemented by a processor, a read of the *PageMask* register must return zeros in all bits that correspond to encodings that are not implemented, thereby potentially returning a value different than that written by software.

Software may determine which page sizes are supported by writing all ones to the *PageMask* register, then reading the value back. If a pair of bits reads back as ones, the processor implements that page size. The operation of the processor is **UNDEFINED** if software loads the *Mask* field with a value other than one of those listed in Table 5.9, even if the hardware returns a different value on a read. Hardware may depend on this requirement in implementing hardware structures.

### 5.2.6 PageGrain Register (CP0 Register 5, Select 1)

The *PageGrain* register is a read/write register used for reading from and writing to the TLB. The contents of the *PageGrain* register are not reflected in the ontents of the TLB; therefore, the TLB must be flushed before any change to the *PageGrain* register is made. Behavior is UNDEFINED if a value other than those listed is used.

### Figure 5.6 PageGrain Register Format

31	30	29	28	27	26		0
RIE	XIE	ELPA	0	IEC		0	

### **Table 5.10 PageGrain Register Field Descriptions**

Fiel	ds				
Name	Bit(s)		Description	Read/Write	Reset State
RIE	31	Read Inhibit En	able.	R	1
		Encoding	Meaning		
		0	RI bit of EntryLoO and EntryLo1 registers is disabled and not writeable by software.		
		1	RI bit of EntryLo0 and EntryLo1 registers is enabled.		
XIE	30	Execute Inhibit	Enable.	R	1
		Encoding	Meaning		
		0	XI bit of EntryLo0 and EntryLo1 registers is disabled and not writeable by software.		
		1	XI bit of EntryLo0 and EntryLo1 registers is enabled		
ELPA	29	Enables support	for large physical addresses.	R/W	0
		Encoding	Meaning		
		0	Large physical address support is not enabled		
		1	Large physical address support is enabled (XPA)		
		sor 0 registers:  The PFNX fiters is writable form the full  Access to opt LLAddr, Tag  If this bit is a 0	the following changes occur to Coproceseld of the <i>EntryLo0</i> and <i>EntryLo1</i> register and concatenated with the <i>PFN</i> field to page frame number. ional COP0 registers with PA extension, also is defined. and <i>Config3</i> <sub>LPA</sub> =1, then writes to above designed and reads return 0.		
0	28	Reserved. Must	be written as zero; returns zero on read.	0	0

**Table 5.10 PageGrain Register Field Descriptions (Continued)** 

Fiel	Fields					
Name	Bit(s)		Description	ı	Read/Write	Reset State
IEC	27	Execute-Inhibit	1	nd	R	1
		Encoding	Meaning			
		0	Read-Inhibit and Execute-Inhibit exceptions both use the TLBL exception code.			
		1	Read-Inhibit exceptions use the TLBRI exception code. Execute-Inhibit exceptions use the TLBXI exception code.			
0	26:0	Must be written	as zero; returns zero on reads.		0	0

### 5.2.7 Wired Register (CP0 Register 6, Select 0)

The *Wired* register is a read/write register that specifies the boundary between the wired and random entries in the TLB, as shown in Figure 5.7. The width of the *Wired* field is calculated in the same manner as that described for the *Index* register above. Wired entries are fixed, non-replaceable entries that are not overwritten by a TLBWR instruction. Wired entries can be overwritten by a TLBWI instruction.

The *Wired* register is reset to zero by a Reset exception. Writing the *Wired* register causes the *Random* register to reset to its upper bound.

The operation of the processor is undefined if a value greater than or equal to the number of TLB entries is written to the *Wired* register.

This register is only valid with a TLB-based MMU cores. It is reserved for a FM based MMU core.

Entry n-1

Wired Register 10

Entry 10

Entry 10

Figure 5.7 Wired and Random Entries in the TLB

Figure 5.8 Wired Register Format




Table 5.11 Wired Register Field Descriptions

Fields				
Name	Bit(s)	Description	Read/Write	Reset State
0	31:5	Must be written as zero; returns zero on reads.	0	0
Wired	4:0	TLB wired boundary.	R/W	0

### 5.2.8 HWREna Register (CP0 Register 7, Select 0)

The *HWREna* register contains a bit mask that determines which hardware registers are accessible via the RDHWR instruction when that instruction is executed in a mode in which Coprocessor 0 is not enabled.

Figure 5.9 shows the format of the HWREna Register; Table 5.12 describes the HWREna register fields.

Figure 5.9 HWREna Register Format




Table 5.12 HWREna Register Field Descriptions

Fie	lds			
Name	Bits	Description	Read/Write	Reset State
0	31:30	Must be written with zero; returns zero on read	0	0

Table 5.12 HWREna Register Field Descriptions (Continued)

Fie	elds				
Name	Bits	Description	Read/Write	Reset State	
0	28:4	Must be written with zero; returns zero on read	0	0	
ULR	29	User Local Register. This register provides read access to the coprocessor 0 <i>UserLocal</i> register. In some operating environments, the <i>UserLocal</i> register is a pointer to a thread-specific storage block.	R/W	0	
Mask	3:0	Each bit in this field enables access by the RDHWR instruction to a particular hardware register (which may not be an actual register). If bit 'n' in this field is a 1, access is enabled to hardware register 'n'. If bit 'n' of this field is a 0, access is disabled.  See the RDHWR instruction for a list of valid hardware registers.	R/W	0	

Privileged software may determine which of the hardware registers are accessible by the RDHWR instruction. In doing so, a register may be virtualized at the cost of handling a Reserved Instruction Exception, interpreting the instruction, and returning the virtualized value. For example, if it is not desirable to provide direct access to the *Count* register, access to that register may be individually disabled and the return value can be virtualized by the operating system.

### 5.2.9 BadVAddr Register (CP0 Register 8, Select 0)

The BadVAddr register is a read-only register that captures the most recent virtual address that caused one of the following exceptions:

- Address error (AdEL or AdES)
- TLB Refill
- TLB Invalid
- TLB Modified

The BadVAddr register does not capture address information for cache or bus errors, because they are not addressing errors.

### Figure 5.10 BadVAddr Register Format



#### Table 5.13 BadVAddr Register Field Description

Field	ls			
Name	Bits	Description	Read/Write	Reset State
BadVAddr	31:0	Bad virtual address.	R	Undefined

### 5.2.10 BadInstr Register (CP0 Register 8, Select 1)

The *BadInstr* register is a read-only register that captures the most recent instruction that caused one of the following exceptions:

• Execution Exception:

Integer Overflow, Trap, System Call, Breakpoint, Floating-point, Coprocessor 2 exception, Memory Protection exception (applicable to data-triggered memory protection exceptions only), Coprocessor Unusable, Reserved Instruction

Addressing:

Address Error, TLB Refill, TLB Invalid, TLB Read Inhibit, TLB Execute Inhibit, TLB Modified

The *BadInstr* register is provided to allow acceleration of instruction emulation. The *BadInstr* register is only set by exceptions that are synchronous to an instruction. The *BadInstr* register is not set by interrupts or by NMI, Machine check, Bus Error, cache error, or Debug exceptions.

When a synchronous exception occurs for which there is no valid instruction word (for example TLB Refill - Instruction Fetch), the value stored in *BadInstr* is **UNPREDICTABLE**.

Presence of the BadInstr register is indicated by the Config3<sub>BI</sub> bit.

Figure 5.11 shows the proposed format of the BadInstr register; Table 5.14 describes the BadInstr register fields.

#### Figure 5.11 BadInstr Register Format

31 0
BadInstr

#### **Table 5.14 BadInstr Register Field Descriptions**

Fields			Read /	Reset
Name	Bits	Description	Write	State
BadInstr	31:0	Faulting instruction word. Instruction words smaller than 32 bits are placed in bits 15:0, with bits 31:16 containing zero.	R	Undefined

### 5.2.11 BadInstrP Register (CP0 Register 8, Select 2)

The BadInstrP register is an optional register that is used in conjunction with the BadInstr register. The BadInstrP register contains the prior branch instruction when the faulting instruction is in a branch delay slot or forbidden slot.

The BadInstrP register is updated for these exceptions:

Execution Exception

Integer Overflow, Trap, System Call, Breakpoint, Floating-point, Coprocessor 2 exception, Memory Protection exception (applicable to data-triggered memory protection exceptions only), Coprocessor Unusable, Reserved Instruction

Addressing

Address Error, TLB Refill, TLB Invalid, TLB Read Inhibit, TLB Execute Inhibit, TLB Modified

The BadInstrP register is provided to allow acceleration of instruction emulation. The BadInstrP register is only set by exceptions that are synchronous to an instruction. The BadInstrP register is not set by Interrupts or by NMI, Machine check, Bus Error, cache error, or Debug exceptions. When a synchronous exception occurs, and the faulting instruction is not in a branch delay slot or forbidden slot, then the value stored in BadInstrP is UNPREDICTABLE.

Presence of the *BadInstrP* register is indicated by the *Config3<sub>BP</sub>* bit. The *BadInstrP* register is instantiated per-VPE in an MT ASE processor.

Figure 5.12 shows the proposed format of the BadInstrP register; Table 5.15 describes the BadInstrP register fields.

Figure 5.12 BadInstrP Register Format



Table 5.15 BadInstrP Register Field Descriptions

Fields			Read /	Reset
Name	Bits	Description	Write	State
BadInstrP	31:0	Prior branch instruction. Instruction words smaller than 32 bits are placed in bits 15:0, with bits 31:16 containing zero.	R	Undefined


### 5.2.12 Count Register (CP0 Register 9, Select 0)

The Count register acts as a timer, incrementing at a constant rate, whether or not an instruction is executed, retired, or any forward progress is made through the pipeline. The counter increments every other clock if the DC bit in the Cause register is 0.

The Count register can be written for functional or diagnostic purposes, including at reset or to synchronize processors

By writing the *CountDM* bit in the *Debug* register, it is possible to control whether the *Count* register continues incrementing while the processor is in debug mode.

Figure 5.13 Count Register Format



**Table 5.16 Count Register Field Description** 

Fiel	ds			
Name	Bits	Description	Read/Write	Reset State
Count	31:0	Interval counter.	R/W	Undefined

# 5.2.13 EntryHi Register (CP0 Register 10, Select 0)

The EntryHi register contains the virtual address match information used for TLB read, write, and access operations.

A TLB exception (TLB Refill, TLB Invalid, or TLB Modified) causes bits VA<sub>31. 13</sub> of the virtual address to be written into the *VPN2* field of the *EntryHi* register. A TLBR instruction writes the *EntryHi* register with the corresponding fields from the selected TLB entry. The *ASID* field is written by software with the current address space identifier value and is used during the TLB comparison process to determine TLB match.

Because the ASID field is overwritten by a TLBR instruction, software must save and restore the value of ASID around use of the TLBR. This is especially important in TLB Invalid and TLB Modified exceptions, and in other memory management software.

The VPN2 field of the EntryHi register is not defined after an address error exception and this field 7may be modified by hardware during the address error exception sequence. Software writes of the EntryHi register (via MTC0) do not cause the implicit write of address-related fields in the BadVAddr, Context registers.

Figure 5.14 EntryHi Register Format



#### Table 5.17 EntryHi Register Field Descriptions

VPN2	31:13	VA <sub>31 13</sub> of the virtual address (virtual page number / 2). This field is written by hardware on a TLB exception or on a TLB read, and is written by software before a TLB write.	R/W	Undefined
0	12:11, 9:8	Must be written as zero; returns zero on read.	0	0
EHINV	10	TLB HW Invalidate  If $Config4_{IE} > 1$ , and this bit is set, the TLBWI instruction will invalidate the VPN2 field of the selected TLB entry.  If $Config4_{IE} > 1$ , a TLBR instruction will update this field withe the VPN2 invalid bit of the read TLB entry.	R/W	0
ASID	7:0	Address space identifier. This field is written by hardware on a TLB read and by software to establish the current ASID value for TLB write and against which TLB references match each entry's TLB ASID field.	R/W	Undefined


### 5.2.14 Compare Register (CP0 Register 11, Select 0)

The *Compare* register acts in conjunction with the *Count* register to implement a timer and timer interrupt function. The timer interrupt is an output of the cores. The *Compare* register maintains a stable value and does not change on its own.

When the value of the *Count* register equals the value of the *Compare* register, the *SI\_TimerInt* pin is asserted. This pin will remain asserted until the *Compare* register is written. The *SI\_TimerInt* pin can be fed back into the core on one of the interrupt pins to generate an interrupt.

For diagnostic purposes, the *Compare* register is a read/write register. In normal use, however, the *Compare* register is write-only. Writing a value to the *Compare* register, as a side effect, clears the timer interrupt.

Figure 5.15 Compare Register Format



**Table 5.18 Compare Register Field Description** 

Fiel	ds			
Name	Bit(s)	Description	·	
Compare	31:0	Interval count compare value.	R/W	Undefined

### 5.2.15 Status Register (CP0 Register 12, Select 0)

The *Status* register is a read/write register that contains the operating mode, interrupt enabling, and the diagnostic states of the processor. Fields of this register combine to create operating modes for the processor. Refer to 3.2 "Modes of Operation" on page 45 for a discussion of operating modes, and 4.3 "Interrupts" on page 69 for a discussion of interrupt modes.

**Interrupt Enable**: Interrupts are enabled when all of the following conditions are true:

- *IE* = 1
- EXL = 0
- ERL = 0
- DM = 0

If these conditions are met, then the settings of the IM and IE bits enable the interrupts.

**Operating Modes**: If the *DM* bit in the *Debug* register is 1, then the processor is in debug mode; otherwise the processor is in either kernel or user mode. The following CPU *Status* register bit settings determine user or kernel mode:

- User mode: UM = 1, EXL = 0, and ERL = 0
- Kernel mode: UM = 0, or EXL = 1, or ERL = 1

Coprocessor Accessibility: The *Status* register *CU* bits control coprocessor accessibility. If any coprocessor is unusable, then an instruction that accesses it generates an exception.

Figure 5.16 shows the format of the Status register; Table 5.19 describes the Status register fields.

Figure 5.16 Status Register Format

31	29	28	27	25	24	23	22	21	20	19	18	17	16	10	)	9	8	7	6	5	4	3	2	1	0
CU3.	CU1	RW		0	MX	R	BEV	R	SR	NMI	IM9	R		IM8IM2	I	M1	IM0		R		UM	R	ERL	EXL	IE
											IPL			IPL											

**Table 5.19 Status Register Field Descriptions** 

Field	ds				
Name	Bits		Description	Read/Write	Reset State
CU3	31		to Coprocessor 3. COP3 is not supported. be written and will read as 0.	R	0
CU2	30	written if coproc	to Coprocessor 2. This bit can only be essor is attached to the COP2 interface. g1 is set). This bit will read as 0 if no resent.	R/W	0
CU1	29		to Coprocessor 1. This bit cannot be writeads as 0, because an FPU is not sup-	R	0
RW	28	out side-effects. signify that the e	This bit can be written by software with- For example, the kernel can set this bit to exception condition is due to user code, atus to the stack in memory.	R/W	Undefined
R	27:25	Reserved. This bread.	it must be written as zero; returns zero on	R	0
MX	24	MIPS DSP Exteresources:	nsion. Enables access to DSP Module	R/W	0
		Encoding	Meaning		
		0	Access not allowed		
		1	Access allowed		
		this bit has been	ecute any DSP Module instruction before set to 1 will cause a DSP State Disabled tate of this bit is reflected in <i>Config3<sub>DSPP</sub></i>		
R	23	Reserved. This f	ield is ignored on writes and reads as 0.	0	0
BEV	22	Controls the loca	ation of exception vectors:	R/W	1
		Encoding	Meaning		
		0	Normal		
		1	Bootstrap		
R	21	Reserved. This b	it must be written as zero; returns zero on	0	0
SR	20	Indicates that the was due to a Sof	e entry through the reset exception vector it Reset:	R/W	1 for Soft Reset; 0 other-
		Encoding	Meaning		wise
		0	0 Not Soft Reset (NMI or Reset)		
		1	Soft Reset		
		Software can on force a 0-1 trans	ly write a 0 to this bit to clear it and cannot ition.		

**Table 5.19 Status Register Field Descriptions (Continued)** 

Field	ls				
Name	Bits	-	Description	Read/Write	Reset State
NMI	19	Indicates that the was due to an NN	entry through the reset exception vector II:	R/W	1 for NMI; 0 otherwise
		Encodin	g Meaning		
		0	Not NMI (Soft Reset or Reset)		
		1	1 NMI		
		Software can only force a 0-1 transi	y write a 0 to this bit to clear it and cannot tion.		
R	17	Reserved. This fi	eld is ignored on writes and reads as 0.	0	0
IM9:IM2	18,		Controls the enabling of each of the hard-	R/W	Undefined for
	16:10		Refer to 4.3 "Interrupts" on page 69 for a sion of enabled interrupts.		IM7:IM2
		Encoding	Meaning		0 for IM9:IM8
		0	Interrupt request disabled		
		1	Interrupt request enabled		
		(Config3 <sub>VEIC</sub> =	ns in which EIC interrupt mode is enabled 1), these bits have a different meaning and the <i>IPL</i> field, described below.		
IPL	18, 16:10		Level. ns in which EIC interrupt mode is enabled 1), this field is the encoded (0:255) value	R/W	Undefined for IPL15:IPL10
		of the current IPI requested IPL is	. An interrupt will be signaled only if the higher than this value.		0 for IPL18:IPL17
			node is not enabled ( $Config3_{VEIC} = 0$ ), different meaning and are interpreted as		
			, described above.		
IM1:IM0	9:8	ware interrupts. F	Controls the enabling of each of the soft- Refer to Section 4.3 "Interrupts" for a ion of enabled interrupts.	R/W	Undefined
		Encoding	Meaning		
		0			
		1	Interrupt request enabled		
		*	ns of in which EIC interrupt mode is are writable, but have no effect on the		
R	7:5	Reserved. This fi	eld is ignored on writes and reads as 0.	R	0
		-			

**Table 5.19 Status Register Field Descriptions (Continued)** 

Field	ds				
Name	Bits		Description	Read/Write	Reset State
UM	4	See Section 3.2 of operating mod	the base operating mode of the processor. "Modes of Operation" for a full discussion des. The encoding of this bit is:	R/W	Undefined
		Encoding	Meaning		
		0	Base mode is Kernel Mode		
		1	Base mode is User Mode		
			cessor can also be in kernel mode if <i>ERL</i> gardless of the state of the <i>UM</i> bit.		
R	3	This bit is reserv as zero.	ed. This bit is ignored on writes and reads	R	0
ERL	2		by the processor when a Reset, Soft Reset, ror exception is taken.	R/W	1
		Encoding	Meaning		
		0	Normal level		
		1	Error level		
EVI	1	<ul> <li>Interrupts are</li> <li>The ERET ins ErrorEPC ins</li> <li>The lower 2<sup>29</sup> and uncached Management of allows main in cache errors. Tender of the cuting instruction</li> </ul>	is running in kernel mode disabled truction will use the return address held in tead of <i>EPC</i> bytes of kuseg are treated as an unmapped region. See Chapter 3, "Memory of the M6250 Core" on page 43. This nemory to be accessed in the presence of the operation of the processor is <b>UNDE-</b> <i>ERL</i> bit is set while the processor is execions from kuseg.	D/W	Undefined
EXL	1		Set by the processor when any exception Soft Reset, NMI, and parity or ECC error en.	R/W	Undefined
		Encoding	Meaning		
		0	Normal level		
		1	Exception level		
		<ul><li>Interrupts are</li><li>TLB Refill ex instead of the</li></ul>	is running in Kernel Mode disabled. ceptions use the general exception vector TLB Refill vectors. BD and SRSCtl will not be updated if		

**Table 5.19 Status Register Field Descriptions (Continued)** 

Field	ds				
Name	Bits		Description	Read/Write	Reset State
IE	0	Interrupt Enable: and hardware into	Acts as the master enable for software errupts:  Meaning	R/W	Undefined
		0	0 Interrupts are disabled		
		1	Interrupts are enabled		

### 5.2.16 IntCtl Register (CP0 Register 12, Select 1)

The *IntCtl* register controls the interrupt capabilities of the M6250 core, including vectored interrupts and support for an external interrupt controller.

If vectored interrupts are not implemented ( $Config3_{VInt} = 0$  and  $Config3_{VEIC} = 0$ ), the *IPTI* and *IPPCI* fields must be implemented as read-only value, but the remaining bits of this register may be implemented as an ignore-revision-on-write, read-as-zeros register.

Figure 5.17 shows the format of the IntCtI register; Table 5.20 describes the IntCtI register fields.

#### Figure 5.17 IntCtl Register Format

31	29	28 26	25 23	22	21	20	16	15	14	13	12 10	9	5	4	0
IPTI		IPPCI	IPFDC	PF	ICE	StkDec		Clr EXL	APE	Use KStk	0		VS	0	

**Table 5.20 IntCtl Register Field Descriptions** 

Field	ds					Boost
Name	Bits		Desc	cription	Read/Write	Reset State
IPTI	31:29	modes, this fiel Timer Interrupt	d specifies request is a	y and Vectored Interrupt the IP number to which the merged, and allows software nsider <i>Cause<sub>Tl</sub></i> for a poten-	R	Externally Set
		Encoding	Hardware Interrupt			
		2	2	HW0		
		3	3	HW1		
		4	4	HW2		
		5	5	HW3		
		6	6	HW4		
		7	7	HW5		
IPPCI	28:26	The value of th Interrupt Contr rupt controller for that interrupt For Interrupt C modes, this fiel Performance C allows software	oller Mode is expected ot mode. ompatibility d specifies ounter Inter	R	Preset or Externally Set	
		Cause <sub>PCI</sub> for a	i potential i	nterrupt.  Hardware Interrupt Source		
		2	2	HW0		
		3	3	HW1		
		4	4	HW2		
		5	5	HW3		
		6	6	HW4		
		7	7	HW5		
		The value of th SI_IPPCI[2:0] cate the specific. The value of th Interrupt Contrupt controller for that interrupt	This allow c SI_Int had is field is no oller Mode is expected			

Table 5.20 IntCtl Register Field Descriptions (Continued)

Fiel	ds							Reset
Name	Bits			Description		Read/Write	State	
IPFDC	25:23	modes, this Fast Debug allows softw	field spe Channel vare to d	ecifies the IP nu		the	R	Preset or Externally Set
		Encodii	ng	IP bit I	Hardware nterrupt Sou	rce		
		2		2	HW0			
		3		3	HW1			
		4		4	HW2			
		5		5	HW3			
		6		6	HW4			
		7		7	HW5			
DE	22	nal Interrupt Controller Mode is both implemented enabled. The external interrupt controller is expect provide this information for that interrupt mode. If FDC is not implemented, this field returns zero read.  Enables Vector Prefetching Feature.					D/W	0
PF	22						R/W	0
		Encodir	_		ıning			
		0		tor Prefetching				
		1	Vec	tor Prefetching	enabled.			
ICE	21	For IRET in	struction	n. Enables Inte	rupt Chaining.		R/W	0
		Encodir	ng	Mea	ıning			
		0	Inte	errupt Chaining	disabled			
		1	Inte	errupt Chaining	enabled			
StkDec	20:16				the number of 4 value of GPR2		R/W	0x3
		Enc	oding	Decrement Amount in Words	Decrement Amount in Bytes			
		(	)-3	3	12			
		Ot	hers	As encoded, e.g. 0x5 means 5 words	4 * encoded value e.g. 0x5 means 20 bytes			

Table 5.20 IntCtl Register Field Descriptions (Continued)

Field	ds				Reset
Name	Bits	7	Description	Read/Write	State
ClrEXL	15	If set, during A	ogue feature and IRET instruction. Auto-Prologue and IRET interrupt chain- ERL/EXL fields are cleared.	R/W	0
		Encoding	Meaning		
		0	Fields are not cleared by these operations.		
		1	Fields are cleared by these operations.		
APE	14	Enables Auto-l	Prologue feature.	R/W	0
		Encoding	Meaning		
		0	Auto-Prologue disabled		
		1	Auto-Prologue enabled		
UseKStk	13	Chooses which Prologue.	Stack to use during Interrupt Automated	R/W	0
		Encoding	Meaning		
		0	Copy \$29 of the Previous SRS to the Current SRS at the beginning of IAP.		
			This is used for Bare-Iron environments with only one stack.		
		1	Use \$29 of the Current SRS at the beginning of IAP. This is used for environments where there are separate User-mode and Kernel mode stacks. In this case, \$29 of the SRS used during IAP must be pre-initialized by software to hold the Kernel mode stack pointer.		
0	12:10	Must be written	n as zero; returns zero on read.	0	0

**Table 5.20 IntCtl Register Field Descriptions (Continued)** 

Fiel	ds					Reset
Name	Bits		Description		Read/Write	State
VS	9:5 Vector Spacing. If vectored interrupts are implemented (as denoted by <i>Config3</i> <sub>VInt</sub> or <i>Config3</i> <sub>VEIC</sub> ), this field specifies the spacing between vectored interrupts.  Spacing				R/W	0
		Encoding	Spacing Between Vectors (hex)	Spacing Between Vectors (decimal)		
		16#00	16#000	0		
		16#01	16#020	32		
		16#02	16#040	64		
		16#04	16#080	128		
		16#08	16#100	256		
		16#10	16#200	512		
			s are reserved. The operation of a reserved			
0	4:0	Must be written	as zero; returns zero	on read.	0	0

## 5.2.17 SRSCtl Register (CP0 Register 12, Select 2)

The SRSCtl register controls the operation of GPR shadow sets in the processor.

Figure 5.18 shows the format of the SRSCtl register; Table 5.21 describes the SRSCtl register fields.

#### Figure 5.18 SRSCtl Register Format

31 3	30	29	26	25	22	21 18	17 16	15 12	11 10	9 6	5 4	3 0	)
0		HSS			0	EICSS	0	ESS	0	PSS	0	CSS	

#### **Table 5.21 SRSCtl Register Field Descriptions**

Field	ds			Reset
Name	Bits	Description	Read/Write	State
0	31:30	Must be written as zeros; returns zero on read.	0	0

**Table 5.21 SRSCtl Register Field Descriptions (Continued)** 

Field	ds				Reset
Name	Bits		Description	Read/Write	State
HSS	29:26	shadow set num sor. A value of a normal GPRs at	v Set. This field contains the highest ober that is implemented by this processor in this field indicates that only the re implemented.  of this field for the M6250 processor  Meaning  One shadow set (normal GPR set) is	R	Preset
			present.		
		1	Two shadow sets are present.		
		3	Four shadow sets are present.		
		7	Eight shadow sets are present		
		15	Sixteen shadow sets are present		
		2, 4-6, 8-14	Reserved		
		that can be writ fields of this reg SRSMap regis UNDEFINED	is field also represents the highest value ten to the ESS, EICSS, PSS, and CSS gister, or to any of the fields of the ter. The operation of the processor is if a value larger than the one in this field of these other fields.		
0	25:22	Must be written	as zeros; returns zero on read.	0	0
EICSS	21:18	(EIC interrupt n the external into request and is u select the currer See Section 4.3 EIC interrupt m	node shadow set. If <i>Config3<sub>VEIC</sub></i> is 1 mode is enabled), this field is loaded from errupt controller for each interrupt sed in place of the <i>SRSMap</i> register to not shadow set for the interrupt.  1. "Interrupt Modes" for a discussion of node. If <i>Config3<sub>VEIC</sub></i> is 0, this field must ro, and returns zero on read.	R	Undefined
0	17:16	Must be written	as zeros; returns zero on read.	0	0
ESS	15:12	set to use on ention other than a	low Set. This field specifies the shadow try to Kernel Mode caused by any excepa vectored interrupt.  of the processor is <b>UNDEFINED</b> if softable into this field that is greater than the S field.	R/W	0
0	11:10	Must be written	as zeros; returns zero on read.	0	0

Table 5.21 SRSCtl Register Field Descriptions (Continued)

Field	ds			Reset
Name	Bits	Description	Read/Write	State
PSS	9:6 Previous Shadow Set. If GPR shadow registers are implemented, and with the exclusions noted in the next paragraph, this field is copied from the CSS field when an exception or interrupt occurs. An ERET instruction copies this value back into the CSS field if Status_BEV = 0.  This field is not updated on any exception which sets Status_ERL to 1 (Reset, Soft Reset, NMI, cache error), an entry into Debug mode, or any exception or interrupt that occurs with Status_EXL = 1, or Status_BEV = 1. This field is not updated on an exception that occurs while Status_ERL = 1.  The operation of the processor is UNDEFINED if software writes a value into this field that is greater than the value in the HSS field.		R/W	0
0	5:4	Must be written as zeros; returns zero on read.	0	0
CSS	3:0	Current Shadow Set. If GPR shadow registers are implemented, this field is the number of the current GPR set. With the exclusions noted in the next paragraph, this field is updated with a new value on any interrupt or exception, and restored from the $PSS$ field on an ERET. Table 5.22 describes the various sources from which the $CSS$ field is updated on an exception or interrupt. This field is not updated on any exception which sets $Status_{ERL}$ to 1 (Reset, Soft Reset,NMI, cache error), an entry into Debug mode, or any exception or interrupt that occurs with $Status_{EXL} = 1$ , or $Status_{BEV} = 1$ . Neither is it updated on an ERET with $Status_{ERL} = 1$ or $Status_{BEV} = 1$ . This field is not updated on an exception that occurs while $Status_{ERL} = 1$ .  The value of $CSS$ can be changed directly by software only by writing the $PSS$ field and executing an ERET instruction.	R	0

### 5.2.18 SRSMap1 Register (CP0 Register 12, Select 3)

The SRSMap register contains 8, 4-bit fields that provide the mapping from a vector number to the shadow set number to use when servicing such an interrupt. The values from this register are not used for a non-interrupt exception, or a non-vectored interrupt ( $Cause_{IV} = 0$  or  $IntCtl_{VS} = 0$ ). In such cases, the shadow set number comes from  $SRSCtl_{ESS}$ .

If  $SRSCtl_{HSS}$  is zero, the results of a software read or write of this register are **UNPREDICTABLE**.

The operation of the processor is **UNDEFINED** if a value is written to any field in this register that is greater than the value of *SRSCtl<sub>HSS</sub>*.

The SRSMap register contains the shadow register set numbers for vector numbers 7:0. The same shadow set number can be established for multiple interrupt vectors, creating a many-to-one mapping from a vector to a single shadow register set number.

Table 5.22 Sources for RSCtl<sub>CSS</sub> on an Exception or Interrupt

Exception Type	Condition	SRSCtI <sub>CSS</sub> Source	Comment
Exception	All	SRSCtl <sub>ESS</sub>	
Non-Vectored Inter- rupt	Cause <sub>IV</sub> =0	SRSCtl <sub>ESS</sub>	Treat as exception
Vectored Interrupt	Cause <sub>IV</sub> = 1 and $Config3_{VEIC} = 0$ and $Config3_{VInt} = 1$	SRSMap <sub>VECTNUM</sub>	Source is internal map register. (for VECTNUM see Table 4.3)
Vectored EIC Inter- rupt	Cause <sub>IV</sub> = 1 and Config3 <sub>VEIC</sub> = 1	SRSCtl <sub>EICSS</sub>	Source is external interrupt controller.

Figure 5.19 shows the format of the SRSMap register; Table 5.23 describes the SRSMap register fields.

#### Figure 5.19 SRSMap Register Format

31	28	27	24	23	20	) 1	19	16	15	12	2	11		8	7		4	3		0
	SSV7		SSV6		SSV5		SSV4			SSV3			SSV2			SSV1			SSV0	

**Table 5.23 SRSMap Register Field Descriptions** 

Fiel	ds			
Name	Bits	Description	Read/Write	Reset State
SSV7	31:28	Shadow register set number for Vector Number 7	R/W	0
SSV6	27:24	Shadow register set number for Vector Number 6	R/W	0
SSV5	23:20	Shadow register set number for Vector Number 5	R/W	0
SSV4	19:16	Shadow register set number for Vector Number 4	R/W	0
SSV3	15:12	Shadow register set number for Vector Number 3	R/W	0
SSV2	11:8	Shadow register set number for Vector Number 2	R/W	0
SSV1	7:4	Shadow register set number for Vector Number 1	R/W	0
SSV0	3:0	Shadow register set number for Vector Number 0	R/W	0

### 5.2.19 View\_IPL Register (CP0 Register 12, Select 4)

Figure 5.20 View\_IPL Register Format




Table 5.24 View\_IPL Register Field Descriptions

Fie	elds		Read /	
Name	Bits	Description	Write	Reset State
IM	9:0	Interrupt Mask. If EIC interrupt mode is not enabled, controls which interrupts are enabled.	R/W	Undefined for IM7:IM2 0 for IM9:IM8
IPL	9:2	Interrupt Priority Level. If EIC interrupt mode is enabled, this field is the encoded value of the current <i>IPL</i> .	R/W	Undefined
0	31:10, 1:0	Must be written as zero; returns zero on read.	0	0

This register gives read and write access to the *IM* or *IPL* field that is also available in the *Status* Register. The use of this register allows the Interrupt Mask or the Priority Level to be read/written without extracting/inserting that bit field from/to the *Status* Register.

The *IPL* field might be located in non-contiguous bits within the *Status* Register. All of the *IPL* bits are presented as a contiguous field within this register.

### 5.2.20 SRSMap2 Register (CP0 Register 12, Select 5)

The SRSMap2 register contains 2 4-bit fields that provide the mapping from an vector number to the shadow set number to use when servicing such an interrupt. The values from this register are not used for a non-interrupt exception, or a non-vectored interrupt ( $Cause_{IV} = 0$ ) or  $IntCtl_{VS} = 0$ ). In such cases, the shadow set number comes from SRSCtl<sub>ESS</sub>.

If SRSCtl<sub>HSS</sub> is zero, the results of a software read or write of this register are **UNPREDICTABLE**.

The operation of the processor is **UNDEFINED** if a value is written to any field in this register that is greater than the value of  $SRSCtl_{HSS}$ .

The SRSMap2 register contains the shadow register set numbers for vector numbers 9:8. The same shadow set number can be established for multiple interrupt vectors, creating a many-to-one mapping from a vector to a single shadow register set number.

Figure 5.21 shows the format of the SRSMap2 register; Table 5.25 describes the SRSMap2 register fields.

Figure 5.21 SRSMap Register Format



**Table 5.25 SRSMap Register Field Descriptions** 

Fie	elds		Read /	Reset
Name	Bits	Description	Write	State
0	31:8	Must be written as zero; returns zero on read.	R	0
SSV9	7:4	Shadow register set number for Vector Number 9	R/W	0
SSV8	3:0	Shadow register set number for Vector Number 8	R/W	0

### 5.2.21 Cause Register (CP0 Register 13, Select 0)

The Cause register primarily describes the cause of the most recent exception. In addition, fields also control software interrupt requests and the vector through which interrupts are dispatched. With the exception of the IP1..0, DC, IV, and WP fields, all fields in the Cause register are read-only. In the optional External Interrupt Controller (EIC) interrupt mode, in which IP7..2 are interpreted as the Requested Interrupt Priority Level (RIPL).

Figure 5.22 shows the format of the Cause register; Table 5.26 describes the Cause register fields.

#### Figure 5.22 Cause Register Format

31 30	29 28	3 27	26	25	24	23	22	21	20	18	17 10	9	8	7	6	2	1	0
BDTI	CE	DC	PCI	IC	AP	IV	0	FDCI	0	١	IP9IP2	IP1.	.IP0	0	Exc Code		0	
											RIPL							

**Table 5.26 Cause Register Field Descriptions** 

Fiel	ds				
Name	Bits		Description	Read/Write	Reset State
BD	31		er the last exception taken occurred in a ot or forbidden slot:	R	Undefined
		Encoding	Meaning		
		0	Not in delay slot		
		1	In delay slot		
			pdates BD only if Status <sub>EXL</sub> was zero		
		when the exception	occurred in a branch delay slot or for-		
		bidden slot, the	exception program counter (EPC) is set ion at the branch.		

**Table 5.26 Cause Register Field Descriptions (Continued)** 

Fields					
Name Bits			Description	Read/Write	Reset State
TI	30	_	This bit denotes whether a timer inter- (analogous to the <i>IP</i> bits for other inter-	R	Undefined
		Encoding Meaning			
		0	No timer interrupt is pending		
		1	Timer interrupt is pending		
			This is available on the external core SI_TimerInt signal		
CE	29:28	sor Unusable ex hardware on ev	nit number referenced when a Coproces- exception is taken. This field is loaded by ery exception, but is <b>UNPREDICT</b> - exceptions except for Coprocessor Unus-	R	Undefined
DC	27	tions, the <i>Cour</i> meaningful pov	register. In some power-sensitive applica- nt register is not used and is the source of wer dissipation. This bit allows the <i>Count</i> opped in such situations.	R/W	0
		Encoding	Encoding Meaning		
		0	Enable counting of Count register		
		1	Disable counting of Count register		
PCI	26	Performance Counter Interrupt. This bit denotes whether a performance counter interrupt is pending (analogous to the IP bits for other interrupt types):		R	0
		Encoding	Meaning		
		0	No timer interrupt is pending		
		1	Timer interrupt is pending		
			PCI bit is available on the external se as the SI_PCInt signal.		
IC	25	Indicates if Interrupt Chaining occurred on the last IRET instruction.		R	Undefined
		Encoding	Meaning		
		0	Interrupt Chaining did not happen on last IRET		
		1	Interrupt Chaining occurred during last IRET		
	1	1			<u> </u>

**Table 5.26 Cause Register Field Descriptions (Continued)** 

Fields					
Name	Bits		Description	Read/Write	Reset State
AP	24	Indicates wheth rupt Auto-Prole	ner an exception occurred during Inter- ogue.	R	Undefined
		Encoding	Meaning		
		0	Exception did not occur during Auto-Prologue operation.		
		1	Exception occurred during Auto-Prologue operation.		
IV	23		ner an interrupt exception uses the gen- vector or a special interrupt vector:	R/W	Undefined
		Encoding	Meaning		
		0	Use the general exception vector (16#180)		
		1	Use the special interrupt vector (16#200)		
	If the Cause <sub>IV</sub> is 1 and Status <sub>BEV</sub> is 0, the special		is 1 and Status <sub>BEV</sub> is 0, the special		
		interrupt vector rupt table.	errupt vector represents the base of the vectored inter- ot table.		
0	22	Must be written	n as zero; returns zero on read.	0	0
FDCI	FDCI  21 Fast Debug Channel Interrupt. This bi a FDC Interrupt is pending (analogous other interrupt types):			R	0
		Encoding	Meaning		
		0	No Fast Debug Channel interrupt is pending		
	Fast Debug Channel interrupt is pending				

**Table 5.26 Cause Register Field Descriptions (Continued)** 

Fields							
Name	Bits	Description				Read/Write	Reset State
IP9:IP2	17:10	Indicates a	n interrup	is pending:	R	Undefined	
		Bit	Nan	ne Meaning	1		for IP7:IP2
		17	IP9	Hardware Interrupt 7			0 for IP9:IP8
		16	IP8	Hardware Interrupt 6			
		15	IP7	Hardware interrupt 5			
		14	IP6	Hardware interrupt 4			
		13	IP5	Hardware interrupt 3			
		12	IP4	Hardware interrupt 2			
		11	IP3	Hardware interrupt 1			
		10	IP2	Hardware interrupt 0			
RIPL	In implementations of Release 1 of the Architecture, timer and performance counter interrupts are combined in an implementation-dependent way with hardware interrupt 5.  In implementations in which EIC interrupt mode is not enabled (Config3 <sub>VEIC</sub> = 0), timer and performance counter interrupts are combined in an implementation-dependent way with any hardware interrupt. If EIC interrupt mode is enabled (Config3 <sub>VEIC</sub> = 1), these bits have a different meaning, and are interpreted as the RIPL field, described below.  RIPL 17:10 Requested Interrupt Priority Level.				is not ce a- If EIC see bits	R	Undefined for
2	.,,,,	In implement enabled (Co.255) validicates the If EIC interthese bits here.	entations in configations in the state of the state and interrupt modulates a different accordance of the contract of the state of the contract of the contrac	in which EIC interrupt mode $_{C}=1$ ), this field is the encorrequested interrupt. A value rrupt is requested. The encourage is not enabled ( $Config3_{VE}$ ) erent meaning and are interpresented above.		bits 15:10 0 for bits 17:16	
IP1:IP0	9:8	Controls the request for software interrupts:				R/W	Undefined
		Bit	Name	Meaning			
		9	IP1	Request software interrupt			
		8	IP0	Request software interrupt	)		
	These bits are exported to an external interrupt ler for prioritization in EIC interrupt mode with interrupt sources. The state of these bits is avail the external core interface as the SI_SWInt[1:0]				other ble on		
ExcCode	6:2	Exception code - see Table 5.27			R	Undefined	
0	20:18, 7, 1:0	Must be written as zero; returns zero on read.			0	0	

Table 5.27 Cause Register ExcCode Field

Exception	Exception Code Value			
Decimal	Hexadecimal	Mnemonic	Description	
0	16#00	Int	Interrupt	
1	16#01	MOD	TLB modified exception	
2	16#02	TLBL	TLB exception (load or instruction fetch)	
3	16#03	TLBS	TLB exception (store)	
4	16#04	AdEL	Address error exception (load or instruction fetch)	
5	16#05	AdES	Address error exception (store)	
6	16#06	IBE	Bus error exception (instruction fetch)	
7	16#07	DBE	Bus error exception (data reference: load or store)	
8	16#08	Sys	Syscall exception	
9	16#09	Вр	Breakpoint exception	
10	16#0a	RI	Reserved instruction exception	
11	16#0b	CpU	Coprocessor Unusable exception	
12	16#0c	Ov	Arithmetic Overflow exception	
13	16#0d	Tr	Trap exception	
14-15	16#0e-16#0f	-	Reserved	
16	16#10	IS1	Implementation-Specific Exception 1 (COP2)	
17	16#11	CEU	CorExtend Unusable	
18	16#12	C2E	Coprocessor 2 exceptions	
19	16#13	TLBRI	TLB Read-Inhibit	
20	16#14	TLBXI	TLB Execute-Inhibit	
21-22	16#15-16#16	-	Reserved	
23	16#17	WATCH	Reference to WatchHi/WatchLo address	
24	16#18	MCheck	Machine check	
25	16#19	-	Reserved	
26	16#1a	DSPDis	DSP Module State Disabled exception	
30	16#1e	Cache Error	Cache Error. In normal mode, a cache error exception has a dedicated vector and the <i>Cause</i> register is not updated. If a cache error occurs in Debug Mode, this code is written to the <i>Debug</i> <sub>DExcCode</sub> field to indicate that re-entry to Debug Mode was caused by a cache error.	
31	16#1f	-	Reserved	

# 5.2.22 View\_RIPL Register (CP0 Register 13, Select 4)

This register gives read access to the *IP* or *RIPL* field that is also available in the *Cause* Register. The use of this register allows the Interrupt Pending or the Requested Priority Level to be read without extracting that bit field from the *Cause* Register.

Figure 5.23 View\_RIPL Register Format




Table 5.28 View\_RIPL Register Field Descriptions

Fie	lds			
Name	Bits	Description	Read / Write	Reset State
0	31:10	Must be written as zero; returns zero on read.	0	0
IP9:IP2	9:2	HW Interrupt Pending. If EIC interrupt mode is not enabled, indicates which HW interrupts are pending.	R	Undefined for IP7:IP2 0 for IP9:IP8
RIPL	9:2	Interrupt Priority Level. If EIC interrupt mode is enabled, this field indicates the Requested Priority Level of the pending interrupt.	R	Undefined
IP1:IP0	1:0	SW Interrupt Pending. If EIC interrupt mode is not enabled, controls which SW interrupts are pending.	R/W	Undefined

## 5.2.23 NestedExc (CP0 Register 13, Select 5)

The Nested Exception (NestedExc) register is an optional read-only register containing the values of Status<sub>EXL</sub> and Status<sub>ERL</sub> prior to acceptance of the current exception.

This register is part of the Nested Fault feature. The existence of the register can be determined by reading the *Config5*<sub>NFExists</sub> bit.

Figure 5.24 shows the format of the NestedExc register; Table 5.29 describes the NestedExc register fields.

Figure 5.24 NestedExc Register Format



Table 5.29 NestedExc Register Field Descriptions

Field	ls		Read /	Reset
Name	Bits	Description	Write	State
0	31:3	Reserved, read as 0.	R0	0

**Table 5.29 NestedExc Register Field Descriptions** 

Field	ds		Read /	Reset
Name	Bits	Description	Write	State
ERL	2	Value of Status <sub>ERL</sub> prior to acceptance of current exception.  Updated by all exceptions that would set either Status <sub>EXL</sub> or Status <sub>ERL</sub> . Not updated by Debug exceptions.	R	Undefined
EXL	1	Value of <i>Status</i> <sub>EXL</sub> prior to acceptance of current exception.  Updated by exceptions which would update EPC if <i>Status</i> <sub>EXL</sub> is not set (Interrupt, Address Error, all TLB exceptions, Bus Error, CopUnusable, Reserved Instruction, Overflow, Trap, Syscall, etc.). For these exception types, this register field is updated regardless of the value of <i>Status</i> <sub>EXL</sub> .  Not updated by exception types which update <i>ErrorEPC</i> (Reset, Soft Reset, NMI, cache error). Not updated by Debug exceptions.	R	Undefined
0	0	Reserved, read as 0.	R0	0

## 5.2.24 Exception Program Counter (CP0 Register 14, Select 0)

The Exception Program Counter (EPC) is a read/write register that contains the address at which processing resumes after an exception has been serviced. All bits of the EPC register are significant and must be writable.

For synchronous (precise) exceptions, the EPC contains one of the following:

- The virtual address of the instruction that was the direct cause of the exception
- The virtual address of the immediately preceding branch or jump instruction, when the exception-causing instruction is in a branch delay slot or forbidden slot, and the *Branch Delay* bit in the *Cause* register is set.

On new exceptions, the processor does not write to the *EPC* register when the *EXL* bit in the *Status* register is set; however, the register can still be written via the MTC0 instruction.

A read of the EPC register (via MFC0) returns the following value in the destination GPR:

```
GPR[rt] \leftarrow ExceptionPC_{31..1} \mid \mid ISAMode_0
```

That is, the upper 31 bits of the exception PC are combined with the lower bit of the *ISAMode* field and written to the GPR.

Similarly, a write to the *EPC* register (via MTC0) takes the value from the GPR and distributes that value to the exception PC and the *ISAMode* field, as follows:

```
ExceptionPC \leftarrow GPR[rt]<sub>31..1</sub> || 0
```

```
ISAMode \leftarrow 2#0 || GPR[rt]<sub>0</sub>
```

That is, the upper 31 bits of the GPR are written to the upper 31 bits of the exception PC, and the lower bit of the exception PC is cleared. The upper bit of the *ISAMode* field is cleared, and the lower bit is loaded from the lower bit of the GPR.

Figure 5.25 EPC Register Format



#### **Table 5.30 EPC Register Field Description**

Field	Fields			
Name	Bit(s)	Description	Read/Write	Reset State
EPC	31:0	Exception Program Counter.	R/W	Undefined

## 5.2.25 NestedEPC (CP0 Register 14, Select 2)

The Nested Exception Program Counter (NestedEPC) is an optional read/write register with the same behavior as the EPC register, except that:

- The NestedEPC register ignores the value of Status<sub>EXL</sub> and is therefore updated on the occurrence of any exception, including nested exceptions.
- The NestedEPC register is not used by the ERET/DERET/IRET instructions. To return to the address stored in NestedEPC, software must copy the value of the NestedEPC register to the EPC register.

This register is part of the Nested Fault feature. The existence of the register can be determined by reading the *Config5NFExists* bit.

Figure 5.24 shows the format of the NestedEPC register; Table 5.29 describes the NestedEPC register fields.

#### Figure 5.26 NestedEPC Register Format




**Table 5.31 NestedEPC Register Field Descriptions** 

	Read /	Reset
Description	Write	State
ception Program Counter.	R/W	Undefined
flow, Trap, Syscall, etc.). For these exception register field is updated regardless of the Status <sub>EXL</sub> .  ed by exception types which update <i>ErrorEPC</i>		
	s, Bus Error, CopUnusable, Reserved Instructions, Trap, Syscall, etc.). For these exception register field is updated regardless of the status <sub>EXL</sub> .  ed by exception types which update <i>ErrorEPC</i> ft Reset, NMI, and Cache Error).	s, Bus Error, CopUnusable, Reserved Instruc- flow, Trap, Syscall, etc.). For these exception register field is updated regardless of the status <sub>EXL</sub> .  ed by exception types which update ErrorEPC

## 5.2.26 Processor Identification (CP0 Register 15, Select 0)

The *Processor Identification* (*PRId*) register is a 32-bit, read-only register that contains information identifying the manufacturer, manufacturer options, processor identification, and revision level of the processor.

#### Figure 5.27 PRId Register Format



#### **Table 5.32 PRId Register Field Descriptions**

Field	S							
Name	Bit(s)	=		Description			Read/Write	Reset State
Company Opt	31:24	builder v SoC ma tion GU	who synthonual. This I with a nu	Whatever name is specified should be preset amber between 0x00 a for are reserved by MII	e; refer to by the o and 0x71	o your configura- F; higher	R	0
Company ID	23:16	or manu	factured th	er. Identifies the comp ne processor. In the M F1 to indicate MIPS.		R	1	
Processor ID	15:8	field allo		er. Identifies the type on the type of the distinguish between the distinguish			R	0xab
Revision	7:0	processo	or. This fie different	n. Specifies the revision allows software to revisions of the same the following three s	distingu processo	ish or type. :	R	0x20 (0b001_000_00)
		7:5	Major Revision	This number is increased on major revisions of the processor core.	R	Preset		
		4:2	Minor Revision	This number is increased on each incremental revision of the processor and reset on each new major revision.	R	Preset		
		1:0	Patch Level	If a patch is made to modify an older revision of the pro- cessor, this field is incremented.	R	Preset		

## 5.2.27 EBase Register (CP0 Register 15, Select 1)

The *EBase* register is a read/write register containing the base address of the exception vectors used when *Status*<sub>BEV</sub> equals 0, and a read-only CPU number value that may be used by software to distinguish different processors in a multiprocessor system.

The EBase register provides the ability for software to identify the specific processor within a multiprocessor system, and allows the exception vectors for each processor to be different, especially in systems composed of heterogeneous processors. Bits 31:12 of the EBase register are concatenated with zeros to form the base of the exception vectors when Status<sub>BEV</sub> is 0. The exception vector base address comes from the fixed defaults (see Section 4.5 "Exception Vector Locations") when Status<sub>BEV</sub> is 1, or for any Debug exception. The reset state of bits 31:12 of the EBase register initialize the exception base register to 16#8000.0000, providing backward compatibility with Release 1 implementations.

Bits 31:30 of the *EBase* Register are fixed with the value 2#10 to force the exception base address to be in the kseg0 or kseg1 unmapped virtual address segments.

If the value of the exception base register is to be changed, this must be done with *Status*<sub>BEV</sub> equal 1. The operation of the processor is **UNDEFINED** if the Exception Base field is written with a different value when *Status*<sub>BEV</sub> is 0.

Combining bits 31:12 with the *Exception Base* field allows the base address of the exception vectors to be placed at any 4KByte page boundary. If vectored interrupts are used, a vector offset greater than 4KBytes can be generated. In this case, bit 12 of the *Exception Base* field must be zero. The operation of the processor is **UNDEFINED** if software writes bit 12 of the *Exception Base* field with a 1 and enables the use of a vectored interrupt whose offset is greater than 4KBytes from the exception base address.

Figure 5.28 shows the format of the EBase Register; Table 5.33 describes the EBase register fields.

# 31 30 29 12 11 10 9 0 1 0 Exception Base 0 0 CPUNum

#### Figure 5.28 EBase Register Format

#### Table 5.33 EBase Register Field Descriptions


Fields						
Name	Bits	Description	Read/Write	Reset State		
1	31	This bit is ignored on writes and returns one on reads.	R	1		
0	30	This bit is ignored on writes and returns zero on reads.	R	0		
Exception Base	29:12	In conjunction with bits 31:30, this field specifies the base address of the exception vectors when <i>Status</i> <sub>BEV</sub> is zero.	R/W	0		
0	11:10	Must be written as zero; returns zero on reads.	0	0		
CPUNum	9:0	This field specifies the number of the CPU in a multiprocessor system and can be used by software to distinguish a particular processor from the others. The value in this field is set by the <i>SI_CPUNum</i> [9:0] static input pins to the core. In a single processor system, this value should be set to zero.	R	Externally Set		

## 5.2.28 CDMMBase Register (CP0 Register 15, Select 2)

The 36-bit physical base address for the Common Device Memory Map facility is defined by this register. This register only exists if *Config3<sub>CDMM</sub>* is set to one.

Figure 5.29 shows the format of the CDMMBase register, and Table 5.34 describes the register fields.

#### Figure 5.29 CDMMBase Register Format



#### **Table 5.34 CDMMBase Register Field Descriptions**

Fiel	ds				
Name	Bits	De	scription	Read/Write	Reset State
CDMM_UP PER_ADDR	31:11	ory mapped registers.  The number of implementation-specifi	ohysical address of the mem- ented physical address bits is c. For the unimplemented ignored and reads return zero.	R/W	Undefined
EN	10		emory requests to this address ystem memory. If this bit is	R/W	0
		Encoding	Meaning		
			M Region is disabled.		
		1 CDMN	A Region is enabled.		
CI	9	Register Block of the C	s that the first 64-byte Device CDMM is reserved for addi- nage CDMM region behavior egisters.	R	0
CDMMSize	8:0	This field represents the Register Blocks instant	e number of 64-byte Device iated in the core.	R	Preset
		Encoding	Meaning		
		0 1 DR	В		
		1 2 DR	Bs		
		2 3 DR	Bs		
			ADD.		
		511 512 E	DKBs		

## 5.2.29 Config Register (CP0 Register 16, Select 0)

The Config register specifies various configuration and capabilities information. Most of the fields in the Config register are initialized by hardware during the Reset exception process, or are constant. The KO, KU, and K23 fields must be initialized by software in the Reset exception handler, if the reset value is not desired.

Figure 5.30 shows the format of the Config Register format, and Table 5.35 describes the register fields.

## Figure 5.30 Config Register Format

31	30 28	27 25	24	23	22	21	20	19	18	17	16	15	14	13	12	10	9	7	6	4	3	2	0
M	K23	KU	ISP	DSP	UDI	0	MDU	0	M	M	BM	BE	A	Т		AR		MT		0	VI		K0

## **Table 5.35 Config Register Field Descriptions**

Fields				
Name	Bit(s)	Description	Read/Write	Reset State
M	31	This bit is hardwired to '1' to indicate the presence of the <i>Config1</i> register.	R	1
K23	30:28	This field controls the cacheability of the kseg2 and kseg3 address segments in FM implementations. This field is valid in the FM-based MMU processors and is reserved in the TLB-based MMU processors.  Refer to Table 5.36 for the field encoding.	FM: R/W TLB: R	FM: 010 TLB: 000
KU	27:25	This field controls the cacheability of the kuseg and useg address segments in FM implementations. This field is valid in the FM-based MMU processors and is reserved in the TLB-based MMU processors.  Refer to Table 5.36 for the field encoding.	FM: R/W TLB: R	FM: 010 TLB: 000
ISP	24	Indicates whether Instruction ScratchPad RAM is present. Set by the <i>ISP_Present</i> static input pin, if scratchpad was enabled when the core was built.  0 = No Instruction ScratchPad is present  1 = Instruction ScratchPad is present	R	Externally Set
DSP	23	Indicates whether Data ScratchPad RAM is present. Set by the <i>DSP_Present</i> static input pin, if scratchpad was enabled when the core was built.  0 = No Data ScratchPad is present  1 = Data ScratchPad is present  (Don't confuse this with the MIPS DSP Module, whose presence is indicated by <i>Config3</i> <sub>DSPP</sub> )	R	Externally Set
UDI	22	This bit indicates if CorExtend User Defined Instructions have been implemented.  This bit is hardwired to 0 to indicate that user-defined instructions are not implemented.	R	0
0	21	Must be written as 0. Returns zero on reads.	0	0
MDU	20	This bit indicates the type of Multiply/Divide Unit present. This bit is preset to 0 to indicate high-performance MDU.	R	0
0	19	Must be written as 0. Returns zero on reads.	0	0
MM	18:17	This bit indicates whether merging is enabled in the 32 byte collapsing write buffer. Set via <i>SI_MergeMode[1:0]</i> input pins:  00 = No Merging 10 = Merging allowed x1 = Reserved	R	Externally Set
BM	16	This bit is hardwired to "0" to indicate burst order is sequential.	R	0

**Table 5.35 Config Register Field Descriptions (Continued)** 

Fiel	lds			
Name	Bit(s)	Description	Read/Write	Reset State
BE	15	Indicates the endian mode in which the processor is running. Set via <i>SI_Endian</i> input pin.  0: Little endian  1: Big endian	R	0
AT	14:13	Architecture type implemented by the processor. This field is always 00 to indicate the MIPS32 architecture.	R	00
AR	12:10	Architecture revision level. This field is always 010 to indicate MIPS32 Release 6.	R	010
		Encoding Meaning		
		0 Release 1		
		1 Release 2		
		2 Release 6		
		3-7 Reserved		
MT	9:7	MMU Type: 1: Standard TLB 3: Fixed Mapping 0,2, 4-7: Reserved	R	Preset
0	6:4	Must be written as zeros; returns zeros on reads.	0	0
VI	3	Virtual nstruction cache (using both virtual indexing and virtual tags).	R	Preset
		Encoding Meaning		
		0 Instruction Cache is not virtual		
		1 Instruction Cache is virtual		
K0	2:0	Kseg0 coherency algorithm. Refer to Table 5.36 for the field encoding.	R/W	010

#### **Table 5.36 Cache Coherency Attributes**

Cache Coherency Attribute
Cause the CCA value to be set to 3.
Cacheable, noncoherent, write-through, no write allocate
Cacheable, noncoherent, write-through, write allocate
Cacheable, noncoherent, write-back, write allocate
Uncached

In the M6250 processor core, only values 2 and 3 are used. Values 0, 4, 5 and 6 are not used and are mapped to 3. The value 7 is not used and is mapped to 2.

## 5.2.30 Config1 Register (CP0 Register 16, Select 1)

The *Config1* register is an adjunct to the *Config* register and encodes additional information about capabilities present on the core. All fields in the *Config1* register are read-only.

The instruction and data cache configuration parameters include encodings for the number of sets per way, the line size, and the associativity. The total cache size for a cache is therefore:

Associativity \* Line Size \* Sets Per Way

If the line size is zero, there is no cache implemented.

Figure 5.31 Config1 Register Format — Select 1

31	30	25	24	22	21	19	18	16	15	13	12	10	9	7	6	5	4	3	2	1	0
M	MMU Size		IS		IL			IA	Ι	OS		DL	I	DΑ	C2	MD	PC	WR	CA	EP	FP

## Table 5.37 Config1 Register Field Descriptions — Select 1

Field	ds				
Name	Bit(s)	Description	Read/Write	Reset State	
М	31	This bit is hardwired to '1' to indicate the presence of the <i>Config2</i> register.	R	1	
MMU Size	30:25	This field contains the number of entries in the TLB minus one. The field is read as 15 or 31 decimal in the M6250c core. The field is read as 0 decimal in the FM-based MMU core, because no TLB is present.	R	Preset	
IS	24:22	This field contains the number of instruction cache sets per way. Five options are available in the M6250 core. All others values are reserved:  0x0: 64  0x1: 128  0x2: 256  0x3: 512  0x4: 1024  0x5 - 0x7: Reserved	R	Preset	
IL	21:19	This field contains the instruction cache line size. If an instruction cache is present, it must contain a fixed line size of 64 bytes.  0x0: No I-Cache present  0x3: 64 bytes  0x1, 0x2, 0x4 - 0x7: Reserved	R	Preset	
IA	18:16	This field contains the level of instruction cache associativity.  0x1: 2-way 0x3: 4-way 0x0, 0x2, 0x4 - 0x7: Reserved	R	Preset	
DS	15:13	This field contains the number of data cache sets per way. 0x0: 64 0x1: 128 0x2: 256 0x3: 512 0x4: 1024 0x5 - 0x7: Reserved	R	Preset	
DL	12:10	This field contains the data cache line size. If a data cache is present, then it must contain a line size of 64 bytes. 0x0: No D-Cache present 0x3: 64 bytes 0x1, 0x2, 0x4 - 0x7: Reserved	R	Preset	
DA	9:7	This field contains the type of set associativity for the data cache.  0x1: 2-way 0x3: 4-way 0x0, 0x2, 0x4 - 0x7: Reserved	R	Preset	

Table 5.37 Config1 Register Field Descriptions — Select 1 (Continued)

Fie	lds			
Name	Bit(s)	Description	Read/Write	Reset State
C2	6	Coprocessor 2 present.  0: No coprocessor is attached to the COP2 interface  1: A coprocessor is attached to the COP2 interface  If the Cop2 interface logic is not implemented, this bit will read 0.	R	Preset
MD	5	MDMX implemented. This bit always reads as 0 because MDMX is not supported.	R	0
PC	4	Performance Counter registers implemented. 0: No Performance Counter registers are implemented 1: Performance Counter registers are implemented	R	Preset
WR	3	Watch Registers implemented. This bit is always read as 0, because the M6250 core does not contain Watch registers.	R	0
CA	2	Code compression (MIPS16e) implemented. 0: MIPS16e is not implemented 1: MIPS16e is implemented Because the M6250 does not support the MIPS16e ASE, this bit is always read as 0.	R	0
EP	1	Debug interface present: This bit is always set to indicate that the core implements the Debug interface.	R	1
FP	0	FPU implemented. 0: No FPU 1: FPU is implemented This bit always reads as 0 because an FPU is not supported.	R	0

## 5.2.31 Config2 Register (CP0 Register 16, Select 2)

The *Config2* register is an adjunct to the *Config* register and is reserved to encode additional capabilities information. *Config2* is allocated for showing the configuration of level 2/3 caches. These fields are reset to 0 because L2/L3 caches are not supported by the M6250 core. All fields in the *Config2* register are read-only.

Figure 5.32 Config2 Register Format — Select 2

31	30 28	27 2	1 23 20	19 16	15 12	11 8	7 4	3 0	
M	TU	TS	TL	TA	SU	SS	SL	SA	

Table 5.38 Config2 Register Field Descriptions — Select 1

Fiel	ds			
Name	Bit(s)	Description	Read/Write	Reset State
M	31	This bit is hardwired to '1' to indicate the presence of the <i>Config3</i> register.	R	1
0	30:0	These bits are reserved.	R	0

Table 5.38 Config2 Register Field Descriptions — Select 1 (Continued)

, ,			Description	Read/Write	Reset State	
TU	30:28		c tertiary cache control or status mplemented, it should read as zero	R/W	Preset - 0	
TS	27:24	Tertiary cache sets per v	R	Preset - 0		
		Encoding	Meaning			
		0	64			
		1	128			
		2	256			
		3	512			
		4	1024			
		5	2048			
		6	4096			
		7	8192			
		8-15	Reserved			
TL	Fix Bit Width	Tertiary cache line size:		R	Preset - 0	
	Width	Encoding	Meaning			
		0	No cache present			
		1	4			
		2	8			
		3	16			
		4	32			
		5	64			
		6	128			
		7	256			
		8-15	Reserved			
TA	Fix Bit	Tertiary cache associati	vity:	R	Preset - 0	
	Width	Encoding	Meaning			
		0	Direct Mapped			
		1	2			
		2	3			
		3	4			
		3 4	5			
		3 4 5	4 5 6			
		3 4 5 6	4 5 6 7			
		3 4 5	4 5 6			

Table 5.38 Config2 Register Field Descriptions — Select 1 (Continued)


. ,		r	Description	Read/Write	Reset State	
SU	15:12		e secondary cache control or status implemented, it should read as zero	R/W	Preset	
SS	11:8	Secondary cache sets pe	er way::	R	Preset - 0	
		Encoding	Meaning			
		0	64			
		1	128			
		2	256			
		3	512			
		4	1024			
		5	2048			
		6	4096			
		7	8192			
		8-15	Reserved			
SL	7:4	Secondary cache line size	ze:	R	Preset - 0	
		Encoding	Meaning			
		0	No cache present			
		1	4			
		2	8			
		3	16			
		4	32			
		5	64			
		6	128			
		7	256			
		8-15	Reserved			
SA	3:0	Secondary cache associa	ativity:	R	Preset - 0	
		Encoding	Meaning			
		0	Direct Mapped			
		1	2			
		2	3			
		3	4			
		4	5			
		5	6			
		6	7			
		7	8			
	I	8-15	Reserved			

## 5.2.32 Config3 Register (CP0 Register 16, Select 3)

The Config3 register encodes additional capabilities. All fields in the Config3 register are read-only.

Figure 5.33 shows the format of the Config3 register; Table 5.39 describes the Config3 register fields.

#### Figure 5.33 Config3 Register Format



#### **Table 5.39 Config3 Register Field Descriptions**

Fi	elds				
Name	Bits		Read/Write	Reset State	
M	31	This bit is reserved	R	1	
		Encoding	Meaning		
		0	Config4 is not implemented.		
		1	Config4 is implemented.		
0	30:28, 25:23,9,2	Must be written as	zeros; returns zeros on read.	0	0
BP	27	BadInstrP registe faulting prior bran	R	1	
		Encoding	Meaning		
		0	BadInstrP is not implemented.		
		1	BadInstrP is implemented.		
BI	26	26 BadInstr register implemented. This bit indicates whether the faulting instruction word register is present.		R	1
		Encoding	Meaning		
		0	BadInstr is not implemented.		
		1	BadInstr is implemented.		

**Table 5.39 Config3 Register Field Descriptions (Continued)** 

Fie	elds						
Name	Bits			Description		Read/Write	Reset State
IPLW	22:21	Width of the St	atus <sub>IF</sub>	R	1		
		Encodi	ng	Meaning			
		0		IPL and RIPL fields are 6-bits in width.			
		1		IPL and RIPL fields are 8-bits in width.			
		Others		Reserved.			
		used as the mos respectively, of If the <i>RIPL</i> fiel	t sign that fi d is 8- t sign	-bits in width, bits 17 and 16 of <i>Caus</i> ifficant bit and second most significan	t bit,		
MMAR	20:18	microMIPS Are to indicate micr		ture revision level. This field is alway PS32 Release 6.	rs 010	R	010
		Ence	oding	g Meaning			
			0	Release 1			
			2	Release 2 Release 6			
			<u>-</u> 7	Reserved			
MCH	17	MIDG MCIL AG	(F. I	.1		D.	1
MCU	1 /	MIPS MCU AS	-	Meaning		R	1
		0		MCU ASE is not implemented.			
		1		MCU ASE is implemented.			
ISAOnExc	16	Reflects the Ins	tructio	on Set Architecture used when vector exceptions whose vectors are offsets		R	0
		Encodi	ng	Meaning			
		0		MIPS32 ISA is used on entrance to an exception vector.			
		1		microMIPS is used on entrance to an exception vector.			
		Note that the M	6250	supports booting only in MIPS32 mo	de.		

**Table 5.39 Config3 Register Field Descriptions (Continued)** 

Fie	elds				
Name Bits			Description	Read/Write	Reset State
ISA	15:14	Indicates Instruction	n Set Availability.	R	2
		Encoding	Meaning		
		0	Reserved		
		1	Reserved		
		2	Both MIPS32 and microMIPS are implemented. MIPS32 ISA used when coming out of reset.		
		3	Both MIPS32 and microMIPS are implemented. microMIPS is used when coming out of reset.		
ULRI	13		implemented. This bit indicates whether the essor 0 register is implemented.	R	1
		Encoding	Meaning		
		0	UserLocal register is not implemented		
		1	UserLocal register is implemented		
RXI	12	Indicates whether t PageGrain register	he RIE and XIE bits exist within the	R	Preset
		Encoding	Meaning		
		0	The <i>RIE</i> and <i>XIE</i> bits are not implemented within the <i>PageGrain</i> register.		
		1	The RIE and XIE bits are implemented within the PageGrain register		
DSP2P	11	Reads 1 to indicate Module is impleme	that Revision 2 or higher of the MIPS DSP ented	R	Preset
DSPP	10	Reads 1 to indicate implemented.	that the MIPS DSP Module extension is	R	Preset
ITL	8	Indicates that iFlov	vtrace hardware is present.	R	Preset

**Table 5.39 Config3 Register Field Descriptions (Continued)** 

Fie	lds					
Name	Bits			Description	Read/Write	Reset State
LPA	7	MIPS		te of support for large physical addresses on Not used by MIPS32 processors and returns	R	Preset
			Encoding	Meaning		
			0	Large physical address support is not implemented		
			1	Large physical address support is implemented		
			mplementation ns zero on read	s of Release 1 of the Architecture, this bit		
VEIC	6	Indic	ates support fo	r an external interrupt controller.	R	Externally Se
			Encoding	Meaning		
			0	Support for EIC interrupt mode is not implemented		
			1	Support for EIC interrupt mode is implemented		
		This	allows externa	t is set by the static input, <i>SI_EICPresent</i> . I logic to communicate whether an external is attached to the processor or not.		
VInt	5	Indic	ates implemen	R	1	
			Encoding	Meaning		
			0	Vector interrupts are not implemented		
			1	Vectored interrupts are implemented		
			ne M6250 core, are implement	this bit is always a 1, because vectored intered.		
SP	4	ment		that Small (1KByte) page support is implenardwired to '0' to indicate that small page d.	R	0
CDMM	3			emory Map implemented. This bit indicates I is implemented.	R	Preset
			Encoding	Meaning		
			0	CDMM is not implemented		
			1	CDMM is implemented		
SM	1	Smar	tMIPS ASE is	implemented. This bit indicates whether the implemented. Because SmartMIPS is not 50 core, this bit will always be 0.	R	0
			Encoding	Meaning		
			0	SmartMIPS ASE is not implemented		
			1	SmartMIPS ASE is implemented		

Table 5.39 Config3 Register Field Descriptions (Continued)

Fie	elds				
Name	Bits		Read/Write	Reset State	
TL	0	Trace Logic implemente trace is implemente  Encoding	nented. This bit indicates whether PC or data d.  Meaning	R	0
		0	Trace logic is not implemented Trace logic is implemented		

## 5.2.33 Config4 Register (CP0 Register 16, Select 4)

The *Config4* register encodes additional capabilities. This register is required if any optional feature described by this register is implemented and is otherwise optional.

Figure 5.34 shows the format of the Config4 register; Table 5.40 describes the Config4 register fields.

#### Figure 5.34 Config4 Register Format

31	30 29	28	27 24	23	16 15 14	13 8	7	0
М	IE	ΑE	VTLBSize- Ext	KScr Exist	MMU Ext- Def	0	MMUSizeExt	

#### **Table 5.40 Config4 Register Field Descriptions**

Fiel	ds			Read /	
Name	Bits		Description	Write	Reset State
M	31	This bit is reser present.	ved to indicate that a <i>Config5</i> register is	R	1
IE	29:30	TLBINV, TLBI hardware.	TLBINV, TLBINVF, <i>EntryHi<sub>EHINV</sub></i> bit supported by hardware.		10
		Encoding	Meaning		
		00	TLBINV, TLBINVF, <i>EntryHi<sub>EHINV</sub></i> bit not supported by hardware.		
		01	EntryHi <sub>EHINV</sub> is implemented but tlbinv and tlbinvf instructions are not.		
		10	TLBINV, TLBINVF, <i>EntryHi<sub>EHINV</sub></i> bit supported by hardware.		
		11	TLBINV, TLBINVF, <i>EntryHi<sub>EHINV</sub></i> bit supported by hardware.		
AE	28	If this bit is set,	EntryHi <sub>ASID</sub> is extended to 10 bits.	R	Preset

**Table 5.40 Config4 Register Field Descriptions (Continued)** 

Field	ds		Read /	
Name	Bits	Description	Write	Reset State
VTLBSize- Ext	27:24	This field is always concatenated to the left of the most-significant bit of the Config1 <sub>MMUSize</sub> .	R	0
KScrExist	23:16	Indicates how many scratch registers are available to kernel-mode software in CP0 Register 31. Each bit represents a select for Coproecessor0 Register 31.  Bit 16 represents Select 0, Bit 23 represents Select 7. If the bit is set, the associated scratch register is implemented and available for kernel-mode software. Bits 2-7 are always 1 because KScratch1-6 must be implemented.  Scratch registers meant for other purposes are not represented in this field. For example, if the Debug interface is implemented,  Bit 16 is preset to zero even though DESAVE register is implemented at Select 0. Select 1 is reserved for future debug purposes and should not be used as a kernel scratch register, so bit 17 is preset to zero.	R	8'b1111_1100
MMUExtDef	15:14	Reserved	R	0
R	13:8	Reserved	9	0
MMUSize- Ext	7:0	If Config4 <sub>MMUExtDef</sub> = 1 then this field is an extension of Config1 <sub>MMUSize</sub> -1 field.  This field is concatenated to the left of the most-significant bit to the MMUSize-1 field to indicate the size of the TLB-1.	R	0

## 5.2.34 Config5 Register (CP0 Register 16, Select 5)

The *Config5* register encodes additional capabilities. This register is required if any optional feature described by this register is implemented and is otherwise optional.

Figure 5.35 shows the format of the Config5 register; Table 5.41 describes the Config5 register fields.

Figure 5.35 Config5 Register Format

31	30	29	28	14	13	12	11	10	9	7	6	5	4	3	2	1	0
M	0		0		X N P	0	D E C		0		SB RI	M V H	L L B	(	)	0	NF

**Table 5.41 Config5 Register Field Descriptions** 

Fie	lds			Read /	Donat
Name	Bits		Description	Write	Reset State
M	31	This bit is reser	rved and must always read as a 0.	R	0
0	30	Must be written	n as zeros; returns zeros on read.	0	0
0	29:14	Must be written	n as zeros; returns zeros on read.	0	0
XNP	13	The LLX/SCX Release 6 Doul	C family of instructions Not Present. family of instructions is required for ble-Width atomic support. This support is tending the capability of legacy LL/SC	R	1
		Encoding	Meaning		
		0			
		1	^		
0	12	Must be written	n as zeros; returns zeros on read.	R0	Preset
DEC	11	processor.  If both modes a tially boot in liware can force in a memory-mechange will only	Dual Endian Capability. Determines endian capability of processor.  If both modes are supported, then the processor will initially boot in little-endian mode always. Thereafter, software can force a change in endian mode by setting a bit in a memory-mapped external register. The endian mode change will only take effect on subsequent reset. For current endian state, software should read <i>ConfigBE</i> .		0
		Encoding	Meaning		
		0	Only Little-Endian mode supported. Any implementation must support Little-endian mode.		
		1	Both Little and Big-Endian modes supported.		
0	10:7	Must be written	n as zeros; returns zeros on read.	0	0

Table 5.41 Config5 Register Field Descriptions (Continued)

Fie	lds			Read /	Reset
Name	Bits	1	Description	Write	State
SBRI	The purpose of this field is to restrict availabil SDBBP to kernel mode operation. It prevents supervisor) code from entering Debug mode u SDBBP.		This field is to restrict availability of nel mode operation. It prevents user (and	R/W	0
		Encoding	Meaning		
		0	SDBBP instruction executes as defined prior to Release 6		
		1	SDBBP instruction can only be executed in kernel mode. User (or supervisor, if supported) execution of SDBBP will cause a Reserved Instruction exception.		
MVH	5	tions are imple Currently these	High COP0 (MTHC0/MFHC0) instructions are only required for ical Addressing (XPA).	R	1
		Encoding	Meaning		
		0	MTHC0 and MFHC0 are not supported. COP0 extensions do not exist.		
		1	MTHC0 and MFHC0 are supported. Extensions to 32-bit COP0 registers exist.		
LLB	4	Load-Linked B	sit (LLB) is present in CP0 <i>LLAddr</i> .	R	1
0	3:1	Must be written	n as zeros; returns zeros on read.	0	0
NFExists	0	The Nested Far	he Nested Fault feature is present. ult feature allows recognition of faulting n an exception handler.	R	1

## 5.2.35 Config7 Register (CP0 Register 16, Select 7)

The *Config7* register contains implementation specific configuration information. A number of these bits are writable to disable certain performance enhancing features within the M6250 core.

#### Figure 5.36 Config7 Register Format




#### **Table 5.42 Config7 Register Field Descriptions**

Fie	elds		Read /	
Name Bits		Description	Write	Reset State
0	31:19,17:0	These bits are unused and should be written as 0.	R	0
НСІ	18	Hardware Cache Initialization: Indicates that a cache does not require initialization by software. It is the integrator's responsibility to include a hardware cache initialization module if this bit is configured to 1.	R	Preset by Configuration
ES	8	Externalize Sync: When asserted, SYNC instructions are externalized and made visible to the bus. For designs that have slave controllers unable to handle SYNC behaviors, set this bit to 0.	R/W	0

## 5.2.36 Load Linked Address (CP0 Register 17, Select 0)

The LLAddr register contains the physical address read by the most recent Load Linked (LL) instruction.

#### Figure 5.37 LLAddr Register Format



**Table 5.43 LLAddr Register Field Descriptions** 

Field	ls			
Name	Bit(s)	Description	Read/Write	Reset State
PAddr[31:1]	31:1	Physical Address. This field encodes the physical address read by the most recent Load Linked instruction. <i>LLAddr[1]</i> is aligned to <i>PA[5]</i> , which implies that <i>PAddr</i> is always 32-byte aligned. If XPA is configured, then the PAddr represents physical addresses [39:5], where the PAddr field is extended and accessible via the MFHC0 and MTHC0 instructions. If XPA is not configured, this field is only 26 bits wide, representing physical addresses bits [31:5].	R	Undefined
LLB	0	LL Bit. <i>LLB</i> is set when the LL instruction is executed. The SC instructions and other hardware events may clear <i>LLB</i> . This field allows the LL Bit to be accessible by software. <i>LLB</i> can be cleared by software but cannot be set.	R/W	0

## 5.2.37 Debug Register (CP0 Register 23, Select 0)

The *Debug* register is used to control the debug exception and provide information about the cause of the debug exception and also when re-entering at the debug exception vector due to a normal exception in debug mode. The read-only information bits are updated every time the debug exception is taken, or when a normal exception is taken when already in debug mode.

Only the *DM* bit and the *Dbgver* field are valid when read from non-debug mode; the values of all other bits and fields are UNPREDICTABLE. Operation of the processor is UNDEFINED if the *Debug* register is written in non-debug mode.

Some of the bits and fields are only updated on debug exceptions and/or exceptions in debug mode, as shown below:

- DSS, DBp, DDBL, DDBS, DIB, DINT, DIBImpr, DDBLImpr, DDBSImpr are updated on both debug exceptions and on exceptions in debug modes.
- DExcCode is updated on exceptions in debug mode, and is undefined after a debug exception.
- Halt and Doze are updated on a debug exception, and are undefined after an exception in debug mode.
- *DBD* is updated on both debug and on exceptions in debug modes.

All bits and fields are undefined when read from normal mode, except those explicitly described to be defined, e.g., *Dbgver* and *DM*.

#### Figure 5.38 Debug Register Format

31		30	29	28	27	26	25	2	24	23	2	2	21	20	1	19
DBD	1	DM	NoDCl	R LSNN	1 Doze	Halt	Count D M	IBu	ısEP	MCheck	P Cacl	neEP	DBusEP	IEXI		DB- mpr
 18	17		15	14		10	9	8	7	6	5	4	3	2	1	0
DDB- LImpr		DbgVe	r		DExcCode		NoSSt	SSt	R	DIBI mpr	DINT	DIB	DDBS	DDBL	DBp	DSS

## **Table 5.44 Debug Register Field Descriptions**

Fields					
Name	Bit(s)		Description	Read/Write	Reset State
DBD	31		er the last debug exception or exception occurred in a branch delay slot or forbid-	R	0
		Encoding	Encoding Meaning		
		0	0 Not in delay slot		
		1	In delay slot		
DM	30	Indicates that the	ne processor is operating in debug mode:	R/W	0
		Encoding	Meaning		
		0	Processor is operating in non-debug mode		
		1	Processor is operating in debug mode		
NoDCR	29		ner the dseg memory segment is present Control Register is accessible:	R	0
		Encoding	Meaning		
		0	dseg is present		
		1	No dseg present		
LSNM	28	28 Controls access of load/store between dseg and main memory:		R/W	0
		Encoding	Meaning		
		0	0 Load/stores in dseg address range goes to dseg		
		1	Load/stores in dseg address range goes to main memory		

**Table 5.44 Debug Register Field Descriptions (Continued)** 

Field	ls				
Name Bit(s)  Doze 27		-	Description	Read/Write	Reset State
Doze	27		ne processor was in any kind of low hen a debug exception occurred:	R	0
		Encoding	Meaning		
		0	Processor not in low-power mode when debug exception occurred		
		1	Processor in low-power mode when debug exception occurred		
Halt	26		ne internal system bus clock was stopped g exception occurred:	R	0
		Encoding	Meaning		
		0	Internal system bus clock stopped		
		1	Internal system bus clock running		
CountDM	25	Indicates the Co	ount register behavior in debug mode:	R/W	1
		Encoding	Meaning		
		0	Count register stopped in debug mode		
		1	Count register is running in debug mode		
IBusEP	24	when an instruct 1 is written to t Error exception processor, and cleared, a Bus I	th Bus Error Exception Pending. Set etion-fetch bus error event occurs, or if a he bit by software. Cleared when a Bus a on an instruction fetch is taken by the by reset. If <i>IBusEP</i> is set when <i>IEXI</i> is Error exception on an instruction fetch is occssor, and <i>IBusEP</i> is cleared.	R/W1	0
MCheckP	23	pending. Mach	n imprecise Machine Check exception is ine Check exceptions are not imple- M6250 processor, so this bit will always	R	0
CacheEP	22	Indicates that a	n imprecise Cache Error is pending.	R/W1	0
DBusEP	21	imprecise bus e	s Error exception Pending. Covers errors on data access, similar to the usEP for imprecise bus errors on an h.	R/W1	0
IEXI	20	taken due to im processor takes mode. Cleared otherwise modi <i>IEXI</i> is set, the error on an inst	r eXception Inhibit controls exceptions apprecise error indications. Set when the a debug exception or exception in debug by execution of the DERET instruction; ifiable by debug mode software. When imprecise error exception from a bus ruction fetch or data access, cache error, ck is inhibited and deferred until the bit	R/W	0

**Table 5.44 Debug Register Field Descriptions (Continued)** 

Field	s				
Name	Bit(s)		Description	Read/Write	Reset State
DDBSImpr	19		n imprecise Debug Data Break Store taken. Imprecise data breaks only occur eakpoints.	R	Undefined
DDBLImpr	18		n imprecise Debug Data Break Load taken. Imprecise data breaks only occur eakpoints.	R/W	Undefined
Dbgver	17:15	Debug interface	e version.	R	0
DExcCode	14:10	Indicates the ca mode. The field Cause register occur in debug Value is undefin	R	0	
NoSST 9			ner the single-step feature controllable by vailable in this implementation:	R	0
		Encoding	Meaning		
		0	Single-step feature available		
		1	No single-step feature available		
SSt	8	Controls if deb	ug single step exception is enabled:	R/W	0
		Encoding	Meaning		
		0	No debug single-step exception enabled		
		1	Debug single step exception enabled		
R	7	Reserved. Must reads.	t be written as zeros; returns zeros on	R	0
DIBImpr	6	exception occur	n Imprecise debug instruction break rred (due to a complex breakpoint). eption in debug mode.	R	Undefined
DINT	5		debug interrupt exception occurred. eption in debug mode.	R	0
		Encoding	Meaning		
		0	No debug interrupt exception		
		1	Debug interrupt exception		
DIB	4		debug instruction break exception red on exception in debug mode.	R	0
		Encoding	Meaning		
		0	No debug instruction exception		
		1	Debug instruction exception		

**Table 5.44 Debug Register Field Descriptions (Continued)** 


Field	s				
Name	Bit(s)		Description	Read/Write	Reset State
DDBS	3		debug data break exception occurred on on exception in debug mode.	R	0
		Encoding	Meaning		
		0	No debug data exception on a store		
		1	Debug instruction exception on a store		
DDBL	2		debug data break exception occurred on on exception in debug mode.	R	0
		Encoding	Meaning		
		0	No debug data exception on a load		
		1	Debug instruction exception on a load		
DBp	1		debug software breakpoint exception ed on exception in debug mode.	R	0
		Encoding	Meaning		
		0	No debug software breakpoint exception		
		1	Debug software breakpoint exception		
DSS	0	Indicates that a debug single-step exception occurred. Cleared on exception in debug mode.		R	0
		Encoding	Meaning		
		0	No debug single-step exception		
		1	Debug single-step exception		

## 5.2.38 User Trace Data1 Register (CP0 Register 23, Select 3)/User Trace Data2 Register (CP0 Register 24, Select 3)

A software write to any bits in the *UserTraceData1* or *UserTraceData2* registers will trigger a trace record to be written indicating a type 1 or type 2 user format respectively. The trace output data is **UNPREDICTABLE** if these registers are written in consecutive cycles.

This register is only implemented if the MIPS iFlowtrace capability is present.

Figure 5.39 User Trace Data1/User Trace Data2 Register Format



#### Table 5.45 UserTraceData1/UserTraceData2 Register Field Descriptions

Fields			Read /	
Name	Bits	Description	Write	Reset State
Data	31:0	Software readable/writable data. When written, this triggers a user format trace record out of the iFlowtrace interface that transmits the Data field to trace memory.	R/W	0

## 5.2.39 Debug2 Register (CP0 Register 23, Select 6)

This register holds additional information about Complex Breakpoint exceptions.

This register is only implemented if complex hardware breakpoints are present.

Figure 5.40 Debug2 Register Format



**Table 5.46 Debug2 Register Field Descriptions** 

Fields				
Name	Bits	Description	Read/Write	Reset State
0	31:4	Reserved	0	0
Prm	3	Primed. Indicates whether a complex breakpoint with an active priming condition was seen on the last debug exception.	R	Undefined
DQ	2	Data Qualified. Indicates whether a complex break- point with an active data qualifier was seen on the last debug exception.	R	Undefined
Tup	1	Tuple. Indicates whether a tuple breakpoint was seen on the last debug exception.	R	Undefined
PaCo	0	Pass Counter. Indicates whether a complex breakpoint with an active pass counter was seen on the last debug exception	R/W	Undefined

## 5.2.40 Debug Exception Program Counter Register (CP0 Register 24, Select 0)

The Debug Exception Program Counter (*DEPC*) register is a read/write register that contains the address at which processing resumes after a debug exception or debug mode exception has been serviced.

For synchronous (precise) debug and debug mode exceptions, the *DEPC* contains either:

#### CP0 Registers of the M6250 Core

- The virtual address of the instruction that was the direct cause of the debug exception, or
- The virtual address of the immediately preceding branch or jump instruction, when the debug exception causing
  instruction is in a branch delay slot or forbidden slot, and the *Debug Branch Delay (DBD)* bit in the *Debug* register
  is set.

For asynchronous debug exceptions (debug interrupt, complex break), the *DEPC* contains the virtual address of the instruction where execution should resume after the debug handler code is executed.

A read of the *DEPC* register (via MFC0) returns the following value in the destination GPR:

```
GPR[rt] \leftarrow DebugExceptionPC_{31...1} | ISAMode_0
```


That is, the upper 31 bits of the debug exception PC are combined with the lower bit of the *ISAMode* field and written to the GPR.

Similarly, a write to the *DEPC* register (via MTC0) takes the value from the GPR and distributes that value to the debug exception PC and the *ISAMode* field, as follows

```
DebugExceptionPC \leftarrow GPR[rt]<sub>31..1</sub> || 0 ISAMode \leftarrow 2#0 || GPR[rt]<sub>0</sub>
```

That is, the upper 31 bits of the GPR are written to the upper 31 bits of the debug exception PC, and the lower bit of the debug exception PC is cleared. The upper bit of the *ISAMode* field is cleared and the lower bit is loaded from the lower bit of the GPR.

Figure 5.41 DEPC Register Format



**Table 5.47 DEPC Register Field Description** 

Fields			
Name Bit(s	Description	Read/Write	Reset
DEPC 31:0	The <i>DEPC</i> register is updated with the virtual address of the instruction that caused the debug exception. If the instruction is in the branch delay slot or forbidden slot, the virtual address of the immediately preceding branch or jump instruction is placed in this register.  Execution of the DERET instruction causes a jump to the address in the <i>DEPC</i> .	R/W	0

## 5.2.41 Performance Counter Register (CP0 Register 25, select 0-3)

The M6250 processor defines two performance counters and two associated control registers, which are mapped to CP0 register 25. The select field of the MTC0/MFC0 instructions are used to select the specific register accessed by the instruction, as shown in Table 5.48.

**Table 5.48 Performance Counter Register Selects** 

Select[2:0]	Register		
0	Register 0 Control		
1	Register 0 Count		
2	Register 1 Control		
3	Register 1 Count		

Each counter is a 32-bit read/write register and is incremented by one each time the countable event, specified in its associated control register, occurs. Each counter can independently count one type of event at a time.

Bit 31 of each of the counters are ANDed with an interrupt enable bit, IE, of their respective control register to determine if a performance counter interrupt should be signalled. The two values are then ORed together to create the  $SI\_PCI$  output. This signal is combined with one of the  $SI\_Int$  pins to signal an interrupt to the M6250. Traditionally, this signal is combined with one of the  $SI\_Int$  pins to signal an interrupt to the M6250. However, this is no longer needed as the core will internally route the interrupt to the IP number set by the IntCtI.IPPCI field. Counting is not affected by the interrupt indication. This output is cleared when the counter wraps to zero, and may be cleared in software by writing a value with bit 31 = 0 to the Performance Counter Count registers.

NOTE: The performance counter registers are connected to a clock that is stopped when the processor is in sleep mode (if the top-level clock gater is present). Most events would not be active during that time, but others would be, notably the cycle count. This behavior should be considered when analyzing measurements taken on a system. Further, note that FPGA implementations of the core would generally not have the clock gater present and thus would have different behavior than a typical ASIC implementation.

Figure 5.42 Performance Counter Control Register

31 30	15	5 14 11	10 5	4	3	2	1	0
M	0	EventExt	Event	ΙE	U	0	K	EXL

**Table 5.49 Performance Counter Control Register Field Descriptions** 

Fields				
Name	Bits	Description	Read/Write	Reset State
M	31	If this bit is one, another pair of <i>Performance Control</i> and <i>Counter</i> registers is implemented at an MTC0 or MFC0 select field value of 'n+2' and 'n+3'.	R	Preset
EventExt	14:11	Event specific to Virtualization Module if supported. Possible events are listed in Table 5.50.	R/W	Undefined
Event	10:5	Counter event enabled for this counter. Possible events are listed in Table 5.50.	R/W	Undefined
IE	4	Counter Interrupt Enable. This bit masks bit 31 of the associated count register from the interrupt exception request output.	R/W	0
U	3	Count in User Mode. When this bit is set, the specified event is counted in User Mode.	R/W	Undefined
K	1	Count in Kernel Mode. When this bit is set, count the event in Kernel Mode when EXL and ERL both are 0.	R/W	Undefined
EXL	0	Count when $EXL$ . When this bit is set, count the event when $EXL = 1$ and $ERL = 0$ .	R/W	Undefined
0	30:12, 2	Must be written as zeroes; returns zeroes when read.	0	0

Table 5.50 describes the events countable with the two performance counters. The mode column indicates whether the event counting is influenced by the mode bits (*U*,*K*,*EXL*). The operation of a counter is **UNPREDICTABLE** for events which are specified as Reserved.

Performance counters never count in debug mode or when ERL = 1.

The performance counter resets to a low-power state, in which none of the counters will start counting events until software has enabled event counting, using an MTC0 instruction to the Performance Counter Control Registers.

**Table 5.50 Performance Counter Events Sorted by Event Number** 

Event Num	Counter 0		Counter 1	Mode
0	Cycles	No	Cycles	No
1	Instructions completed	Yes	Instructions completed	Yes
2	Branch instructions	Yes	Branch taken	Yes
3	Jump register r31 (return) instructions		Reserved	NA
4	Jump register (not r31) instructions		Reserved	NA
5	ITLB accesses		ITLB misses	Yes
6	DTLB accesses		DTLB misses	Yes
7	JTLB instruction accesses		JTLB instruction misses	Yes
8	JTLB data accesses	Yes	JTLB data misses	Yes

Table 5.50 Performance Counter Events Sorted by Event Number (Continued)

Event Num	Counter 0	Mode	Counter 1	Mode
9	Instruction Cache accesses	Yes	Instruction cache misses	Yes
10	Data cache accesses	Yes	Data cache writebacks	Yes
11	Data cache misses	Yes	Data cache misses	Yes
12	Reserved	NA	Reserved	NA
13	Reserved	NA	Reserved	NA
14	integer instructions completed	Yes	Reserved	NA
15	loads completed	Yes	Stores completed	Yes
16	J/JAL completed	Yes	microMIPS instructions completed	Yes
17	no-ops completed	Yes	Integer multiply/divide completed	Yes
18	Stall cycles	No	Reserved	NA
19	SC instructions completed	Yes	SC instructions failed	Yes
20	Prefetch instructions completed	Yes	Prefetch instructions completed with cache hit	Yes
21	Reserved	NA	Reserved	NA
22	Reserved	NA	Reserved	NA
23	Exceptions taken	Yes	Reserved	NA
24	Cache fixup	Yes	Reserved	NA
25	IFU stall cycles	No	ALU stall cycles	No
26	Instruction Tagram Access	NA	Reserved	NA
27	Instruction Dataram Access	NA	Reserved	NA
28	Instruction WSram Access	NA	Reserved	NA
29	Data Tagram Access	N/A	Reserved	N/A
30	Data Dataram Access	NA	Reserved	NA
31	Data WSram Access	NA	Reserved	NA
32	Reserved	NA	Reserved	NA
33	Uncached Loads	Yes	Uncached Stores	Yes
34	Reserved	NA	Reserved	NA
35	CP2 Arithmetic Instructions Completed	Yes	CP2 To/From Instructions completed	Yes
36	Reserved	NA	Reserved	NA
37	I-Cache Miss stall cycles	Yes	D-Cache miss stall cycles	Yes
38	Reserved	NA	Reserved	NA
39	D-Cache miss cycles	No	Reserved	NA
40	Uncached stall cycles	Yes	Reserved	NA
41	MDU stall cycles	Yes	Reserved	NA
42	CP2 stall cycles	Yes	Reserved	Yes
43	ISPRAM stall cycles	Yes	DSPRAM stall cycles	Yes
44	CACHE Instn stall cycles	No	Reserved	NA
45	Load to Use stall cycles	Yes	Reserved	NA

**Table 5.50 Performance Counter Events Sorted by Event Number (Continued)** 

Event Num	Counter 0	Mode	Counter 1	Mode
46	Other interlock stall cycles	Yes	Reserved	NA
47	Reserved	NA	Reserved	NA
48	Reserved	NA	Reserved	NA
49	Debug Instruction Trigger/Breakpoints	Yes	Debug Data Trigger/Breakpoints	Yes
50	Reserved		Reserved	NA
51	Reserved		Reserved	NA
52	Reserved		Reserved	NA
53	Reserved		Reserved	NA
54	Reserved	NA	Reserved	NA
55	Reserved		Reserved	NA
63	User-defined 0	No	User-defined 1	No
56, 64-1023	Reserved	NA	Reserved	NA

**Table 5.51 Performance Counter Event Descriptions Sorted by Event Type** 

Event Name	Counter	Event Number	Description
Cycles	0/1	0	Total number of cycles.  The performance counters are clocked by the top-level gated clock. If the M6250 is built with that clock gater present, none of the counters will increment while the clock is stopped, e.g., due to a WAIT instruction.
<b>Instruction Completion</b> : The following	g events indi	cate complet	tion of various types of instructions
Instructions	0/1	1	Total number of instructions completed.
Branch instns	0	2	Counts all branch instructions that completed.
Jump register r31 (return) instns	0	3	Counts all Jump R31 instructions that completed.
Branch taken	1	2	Counts all branch instructions successfully taken
Jump register (not r31)	0	4	Counts all Jump \$xx (not \$31) and Jump and Link instructions (indirect jumps).
Integer instns	0	14	Non-floating-point, non-Coprocessor 2 instructions.
Loads	0	15	Includes both integer and coprocessor loads.
Stores	1	15	Includes both integer and coprocessor stores.
J/JAL	0	16	Direct Jump (And Link) instruction.
microMIPS	1	16	All microMIPS instructions.
no-ops	0	17	This includes all instructions that normally write to a GPR, but where the destination register was set to r0.
Integer Multiply/Divide	1	17	Counts all Integer Multiply/Divide instructions.
SC	0	19	Counts conditional stores regardless of whether they succeeded.

Table 5.51 Performance Counter Event Descriptions Sorted by Event Type (Continued)

Event Name	Counter	Event Number	Description
SC Fail	1	19	Counts conditional stores that failed, including incorrect programming such as missing LL instruction or incorrect address pairs.
PREF	0	20	Note that this only counts PREFs that are actually attempted. PREFs to uncached addresses or ones with translation errors are not counted.
Uncached Loads	0	33	Includes both Uncached and Uncached Accelerated CCAs.
Uncached Stores	1	33	
Cp2 Arithmetic instns	0	35	Counts Coprocessor 2 register-to-register instructions.
Cp2 To/From instns	1	35	Includes move to/from, control to/from, and cop2 loads and stores.
Instruction execution events			
ITLB accesses	0	5	Counts ITLB accesses that are due to fetches in IF stage of the pipe that do not use fixed mapping or are not in unmapped space. If an address is fetched twice down the pipe (as in the case of a cache miss), that instruction will count 2 ITLB accesses. Also, because each fetch gets us 2 instructions, there is one access marked per doubleword.
ITLB misses	1	5	Counts all misses in ITLB except ones that are on the back of another miss. We cannot process back-to-back misses, and thus those are ignored for this purpose. Also ignored if there is some form of address error.
DTLB accesses	0	6	Counts DTLB access including those in unmapped address spaces.
DTLB misses	1	6	Counts DTLB misses. Back-to-back misses that result in only one DTLB entry getting refilled are counted as a single miss.
JTLB instruction accesses	0	7	Instruction JTLB accesses are counted exactly the same as ITLB misses.
JTLB instruction misses	1	7	Counts instruction JTLB accesses that result in no match or a match on an invalid translation.
JTLB data accesses	0	8	Data JTLB accesses.
JTLB data misses	1	8	Counts data JTLB accesses that result in no match or a match on an invalid translation.
I-Cache accesses	0	9	Counts every time the instruction cache is accessed. All replays, wasted fetches, etc. are counted. Does not include noncacheable accesses.
I-Cache misses	1	9	Counts all instruction cache misses that result in a bus request.
D-Cache accesses	0	10	Counts every time the Data Cache is accessed. All replays, wasted reads, etc. are counted. Does not include noncacheable accesses.
D-Cache writebacks	1	10	Counts cache lines written back to memory due to replacement or cacheops.
D-Cache misses	0/1	11	Counts loads and stores that miss in the cache.
SC instructions failed	1	19	SC instruction that did not update memory.  Note: While this event and the SC instruction count event can be configured to count in specific operating modes, the timing of the events is much different, and the observed operating mode could change between them, causing some inaccuracy in the measured ratio.
PREF completed with cache hit	1	20	Counts PREF instructions that hit in the cache.

Table 5.51 Performance Counter Event Descriptions Sorted by Event Type (Continued)

Event Name	Counter	Event Number	Description
Exceptions Taken	0	23	Any type of exception taken.
I-Tagram accesses	0	26	Counts all instruction Tagram accesses. All replays, writes, and wasted reads are counted.
I-Dataram accesses	0	27	Counts all instruction Dataram accesses. All replays, writes, and wasted reads are counted.
I-WSram accesses	0	28	Counts all instruction WSram accesses. All replays, writes, and wasted reads are counted.
D-Tagram accesses	0	29	Counts all data Tagram accesses. All replays, writes, and wasted reads are counted.
D-Dataram accesses	0	30	Counts all data Dataram accesses. All replays, writes, and wasted reads are counted.
D-WSram accesses	0	31	Counts all data WSram accesses. All replays, writes, and wasted reads are counted.
Debug instruction triggers	0	49	Number of times an Debug Instruction Trigger Point condition matched (regardless of whether a debug exception occurred).
Debug data triggers	1	49	Number of times an Debug Data Trigger Point condition matched.
Pipeline Function		<u>I</u>	
Cache fixup	0	24	Counts cycles where the DCC is in a fix-up and cannot accept a new instruction from the ALU. Fix-ups are replays within the DCC that occur when an instruction needs to re-access the cache or the DTLB.
General Stalls		<u>I</u>	
IFU stall cycles	0	25	Counts the number of cycles in which the fetch unit is not providing a valid instruction to the ALU.
ALU stall cycles	1	25	Counts the number of cycles in which the ALU pipeline cannot advance.
Stall cycles	0	18	Counts the total number of cycles in which no instructions are issued by ICC to ALU (the RF stage does not advance). This includes both of the previous two events. However, this is different from the sum of them, because cycles when both stalls are active will only be counted once.
			due to this. This will include bubbles introduced by replays within the ers for each of the active events will be incremented.
I-Cache miss stall cycles	0	37	Cycles when ICC stalls because an I-Cache miss caused the ICC not to have any runnable instructions. Ignores the stalls due to ITLB misses as well as the 4 cycles following a redirect.
D-Cache miss stall cycles	1	37	Counts all cycles in which the integer pipeline waits on a Load to return data due to a D-Cache miss.
D-Cache miss cycle cycles	0	39	D-Cache miss is outstanding, but not necessarily stalling the pipeline. The difference between this and D-Cache miss stall cycles can show the gain from non-blocking cache misses.
Uncached stall cycles	0	40	Cycles in which the processor is stalled on an uncached fetch, load, or store.
MDU stall cycles	0	41	Counts all cycles in which the integer pipeline waits on MDU return data.

Table 5.51 Performance Counter Event Descriptions Sorted by Event Type (Continued)

Event Name	Counter	Event Number	Description
Cp2 stall cycles	0	42	Counts all cycles in which the integer pipeline waits on CP2 return data.
ISPRAM stall cycles	0	43	Counts all pipeline bubbles that result from multi-cycle ISPRAM access. Pipeline bubbles are defined as all cycles in which the ICC doesn't present an instruction to the ALU. The four cycles after a redirect are not counted.
DSPRAM stall cycles	1	43	Counts stall cycles created by an instruction waiting for access to DSPRAM.
CACHE instn stall cycles	0	44	Counts all cycles in which pipeline is stalled due to CACHE instructions. Includes cycles in which CACHE instructions themselves are stalled in the ALU, and cycles in which CACHE instructions cause subsequent instructions to be stalled.
Load to Use stall cycles	0	45	Counts all cycles in which the integer pipeline waits on Load return dependent data.
Other interlocks stall cycles	0	46	Counts all cycles in which the integer pipeline waits on return data from MFC0 and RDHWR instructions.
Implementation-specific events - Mo	dules that can	be replaced b	y the customer will have an event signal associated with them.
User-defined	0/1	63	Two ports are added to the core, which allows the user to connect externally user-defined driven events to be counted using the performance counter. Connected via PM_USER_0 and PM_USER_1.
Instruction Sequential Buffer < 1/2 full	0	52	Counts the number of cycles in which the Instruction Sequential Buffer is less than half full
Instruction Sequential Buffer > 1/2 full	1	52	Counts the number of cycles in which the Instruction Sequential Buffer is more than half full

Figure 5.43 Performance Counter Count Register



**Table 5.52 Performance Counter Count Register Field Descriptions** 

Fie	lds			
Name	Bits	Description	Read / Write	Reset State
Counter	31:0	Counter	R/W	Undefined

# 5.2.42 ErrCtl Register (CP0 Register 26, Select 0)

The *ErrCtl* register controls parity/ECC protection of data and instruction caches/SPRAM and provides for software testing of the way-selection and scratchpad RAMs.Parity and ECC protection can be enabled or disabled using the *PE* bit.

#### CP0 Registers of the M6250 Core

When parity is enabled and the *PO* bit is deasserted, the CACHE Index Store Tag and Index Store Data operations will internally generate parity to be written into the RAM arrays. However, when the *PO* bit is asserted, tag array parity is written using the *Pl/PD* bits of *ErrCtl*.

The way-selection RAM test mode is enabled by setting the WST bit. It modifies the functionality of the CACHE Index Load Tag and Index Store Tag operations so that they modify the way-selection RAM and leave the Tag RAMs untouched. When this bit is set, the lower 6 bits of the PA field in the TagLo register are used as the source and destination for Index Load Tag and Index Store Tag CACHE operations.

The WST bit also enables the data RAM test mode. When this bit is set, the Index Store Data CACHE instruction is enabled. This CACHE operation writes the contents of the DataLo register to the word in the data array that is indicated by the index and byte address.

The SPR bit enables CACHE accesses to the optional Scratchpad RAMs. When this bit is set, Index Load Tag, Index Store Tag, and Index Store Data CACHE instructions will send reads or writes to the Scratchpad RAM port. The effects of these operations are dependent on the particular Scratchpad implementation.

A CACHE Index Load Tag operation to the instruction cache will update the *PI* field with the parity bits from the data array if parity is supported. A CACHE Index Load Tag operation to the data cache will cause the *PD* bits to be updated with the byte parity for the selected word of the data array if parity is implemented. If parity is disabled or not implemented, the contents of the *PI* and *PD* fields after a CACHE Index Load Tag operation will be 0.

Figure 5.44 ErrCtl Register Format

	31	30	29	28	27	26		0
]	EE	ЕО	WST	SPR	PE		Reserved	

#### **Table 5.53 Errctl Register Field Descriptions**

Fiel	ds				
Name	Bit(s)		Description	Read/Write	Reset State
EE	31	ables ECC pro	If ECC is configured, this bit enables or dis- betection for caches/SPRAM. If SPRAM is ISP_ECCPresent/DSP_ECCPresent eted before EE is asserted.	R or R/W	0
		Encoding	Meaning		
		0	ECC disabled		
		1	ECC enabled		
		when the M62 is always read	rritable only if the ECC option was configured 250 was built. If it is not configured, this field I as 0. Software can test for ECC support by write a 1 to this field, then reading back the		

**Table 5.53 Errctl Register Field Descriptions (Continued)** 

Field	ds				
Name	Bit(s)	-	Description	Read/Write	Reset State
EO	30	whether or no erated ECC b ITagHi, DTag	ite. When ECC is enabled, this bit controls of to allow software to override hardware-genits via the IDataLoECC, and DDataLoECC, agHi and DDataHiECC registers, when the x Store Tag and CACHE Index Store Data e executed.	R or R/W	0
		Encoding	Meaning		
		0	No parity overwrite		
		1	Overwrite calculated ECC		
WST	29	array should CACHE instr This bit also	ates whether the tag array or the way-select be read/written on Index Load/Store Tag uctions. enables the Index Store Data CACHE instruc- rites the contents of <i>DataLo</i> to the data array.	R/W	0
SPR	28		d, all Store Word (SW) instructions are redi- ne DS interface to the IS interface of the	R/W	0
PE	27		. If parity is configured, this bit enables or disrotection for the bus.	R/W	0
		Encoding	Meaning		
		0	Parity disabled		
		1	Parity enabled		
		ured when the field is alway	writable only if the parity option was confige M6250 was built. If it is not configured, this is read as 0. Software can test for parity suppting to write a 1 to this field, then reading e.		
R	26:0	Reserved		0	0

# 5.2.43 CacheErr Register (CP0 Register 27, Select 0)

The *CacheErr* register provides an interface with the cache error-detection logic. When a cache ECC error exception is signaled, the fields of this register are set accordingly.

Figure 5.45 CacheErr Register for Correctable Error

31	30	29 28	27	26		0
ER	EC	DTWS	BPAR	-	Error Location Specifier	

Table 5.54 CacheErr Register Field Descriptions for Correctable Error

Fie	lds				
Name	Bits		Description	Read / Write	Reset State
ER	31	This bit indicates error occurred.	s whether an uncorrectable instruction error or data	ı R	Undefined
		Encoding	Meaning		
		0	Instruction error		
		1	Data error		
EC	30	This bit indicates occurred.	whether an uncorrectable error or correctable error	r R	Undefined
		Encoding	Meaning		
		0 0	Uncorrectable error		
		1 (	Correctable error		
DTWS	29:28	Error Data. This SPRAM error.	field indicates the occurrence of a D-Cache or	R	Undefined
		Encoding	Meaning		
		00	Data RAM error detected		
		01	Tag RAM error detected		
		10	Dirty bit error detected		
		11	SPRAM error detected		
BPAR	27		flag. s whether a parity error occurred.	R	Undefined
		Encoding	Meaning		
			No parity error detected on the AXI interface		
		1	Parity error detected on the AXI interface		
		Software can use ECC uncorrectal	this bit to distinguish between a parity error and a ole error.	n	
ELS	26:0		pecifier. Refer to Table 5.55. If no correctable ed (EC=0), the Error Location Specifier field is no not be used.	R	Undefined

**Table 5.55 Error Location Specifier for Cache Data Arrays** 

Field	ds			
Name	Bits	Description	Read / Write	Reset State
Reserved	26 x+1	Reserved. Must be written as zero; returns zero on reads.	R	Undefined

Table 5.55 Error Location Specifier for Cache Data Arrays (Continued)

	S															
Name	Bits					Desc	cript	ion							Read / Write	Reset State
Bit Number	x:0	If DTWS==indicates the bits. The EC	error	bit in th	e byte	e or i										
		D7		D5 D4 10 9	P3 8	D3 7		D1 5	P2 4	D0 3	P1 2	P0 1	P 0			
		8-bit byte is 5-bit ECC clerror bit is D  If DTWS==indicates the	neckbi 3; if [3 00 and	t is {P3 3:0] is 4 ER=1	,P2,P l, erro (L1 I-	1,P0, or bit Cach	P}. F is P2 ne Da	or ex	rray)	, then	n x=6	, who	ere [6	5:0]		
		check bits. T					ut is:							1		
										D60						
		P6	D56 I	D55 D54	D53	D52	71 D51	70 D50	69 D40	68 D48	67 D47	66 D46	65 D45	-		
		64		62 61	60	59		57	56	55	54	53	52			
				D42 D4						D35						
		51	50	19 48	47	46	45	44	43	42	41	40	39			
		D31	D30 I	D29 D28	B D27	D26	P5	D25	D24	D23	D22	D21	D20			
		38	37 3	36 35	34	33	32	31	30	29	28	27	26			
		D19	D18 I	D17 D16		D14	D13		D11	P4	D10	D9	D8			
		25		23 22	21	20	19	18	17	16	15	14	13			
				D5 D4		D3		D1	P2	D0	P1	P0	P			
		12	11 1	10 9	8	7	6	5	4	3	2	1	0			
		If DTWS==0 position of the bits. ECC co	ne erro	r in the	tag b											
													T20			
		38	37	36 35	34	33	32	31	30	29	28	27	26			
		T19	T18	Г17 Т16	T15	T14	T13	T12	T11	P4	T10	Т9	T8			
		25	24 2	23 22	21	20	19	18	17	16	15	14	13			
		T7	T6 7	Г5 Т4		T3	T2	T1	P2	T0	P1	P0	P			
		12	11	10 9	8	7	6	5	4	3	2	1	0			


 Table 5.55 Error Location Specifier for Cache Data Arrays (Continued)

Field	ds																	
Name	Bits	1					l	Desc	cript	ion							Read / Write	Reset State
		If DTW the bit p bits. The	ositi	on of	the o	error	bit ii	the										
												W0	P1	P0	P			
			12	11	10	9	8	7	6	5	4	3	2	1	0			
		If DTW error bit ECC con	in the de w $\frac{D7}{12}$ $S=1$ in the same of the same	D6 11 11 anne 8-b	D5 10 d ER	ta or t is:  D4 9	P3 8 DSPI k or i	D3 7	D2 6	D1 5	P2 4	D0 3	P1 2 [6:0]	P0 1	P 0	Гhe		
									D63	D62	D61	D60	D59	D58	D57			
									71	70	69	68	67	66	65			
			P6						D51			D48		D46				
			64 D44				60 D40	59	58 D38	57	56	55 D25	54 D24	53	52 D22			
				50	49	48	47	46		44	43	42	41	40	39			
				D30					D25					D20				
			38	37	36	35	34	33	32	31	30	29	28	27	26			
									D13			P4	D10	D9	D8			
			25	24	23		21	20	19	18	P4	17	16	15	14			
			D7	D6 11	D5 10	D4 9	P3 8	D3	D2 6	D1	P2 4	D0 3	P1 2	P0 1	P 0			
			12	11	10	9	0	/	o	3	4	3	2	1	U			

# 5.2.44 CacheErrAddr Register (CP0 Register 27, Select 1)

This register contains the address of the error in the Cache.

#### Figure 5.46 CacheErrAddr Register



#### Table 5.56 CacheErrAddr Register Field Descriptions

Fie	lds			
Name	Bits	Description	Read / Write	Reset State
Way	31:30	Way data error. Specifies the cache way in which the error was detected. This field is unused for parity detected on bus errors.	R/W	Undefined
Index	29:0	Index data error. Specifies the cache index of the doubleword in which the error was detected. The way of the faulty cache is written by hardware in the <i>Way</i> field. Software must combine the <i>Way</i> and <i>Index</i> fields in this register with cache configuration information in the <i>Config1</i> register to obtain the index to be used in an indexed CACHE instruction in order to access the faulty cache data or tag. Note that <i>Index</i> is aligned as a byte index, so it does not need to be shifted by software before it is used in an indexed CACHE instruction. <i>Index</i> bits [5:0] are unused when a tag RAM error occurs. <i>Index</i> bits [5:0] are unused unused for parity detected on bus errors.	R/W	Undefined

# 5.2.45 ITagLo Register (CP0 Register 28, Select 0)

The *ITagLo* register acts as the interface to the I-Cache tag array and ISPRAM pseudo tags. The Index Store Tag and Index Load Tag operations of the CACHE instruction use the *ITagLo* register as the source of tag information.

When the WST bit of the ErrCtl register is asserted, this register becomes the interface to the way-selection RAM. In this mode, the fields are redefined to give appropriate access the contents of the WS array instead of the Tag array, as shown in the tables below.

#### Figure 5.47 ITagLo Register Format for I-TagRAM (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=0)




# Table 5.57 TlagLo Register Field Descriptions for I-TagRAM (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=0)

Fiel	ds			
Name	Bit(s)	Description	Read/Write	Reset State
PTagLo	31:12	This field contains the physical address of the cache line. Bit 31 corresponds to bit 31 of the PA and bit 10 corresponds to bit 10 of the PA	R/W	Undefined
R	11:8	Reserved. Must be written as zero; returns zero on reads.	R/W	Undefined
V	7	This field indicates whether the cache line is valid.	R/W	Undefined
D	6	This field indicates whether the cache line is dirty. It will only be set if the Valid (bit 7) is also set.	R/W	Undefined

# Table 5.57 TlagLo Register Field Descriptions for I-TagRAM (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=0)

Fields  Name Bit(s)				
		Description	Read/Write	Reset State
L	5	Specifies the lock bit for the cache tag. When this bit is set, and the valid bit is set, the corresponding cache line will not be replaced by the cache replacement algorithm.	R/W	Undefined
Reserved	4:0	Reserved. Must be written as zero; returns zero on reads	R/W	Undefined

## Figure 5.48 ITagLo Register Format for I-Way Select (ErrCtl<sub>WST</sub>=1, ErrCtl<sub>SPR</sub>=0)



# Table 5.58 ITagLo Register Field Descriptions for I-Way Select (ErrCtlWST=1, ErrCtlSPR=0)

Fields					
Name Bit(s)		Description	Read/Write	Reset State	
R	31:16	Reserved. Must be written as zero; returns zero on reads.  R/W		Undefined	
WSLRU	15:10	This field contains the value read from or to be stored to the WS array.		Undefined	
R	9:0	Reserved. Must be written as zero; returns zero on reads. 0		0	

# Figure 5.49 ITagLo Register Format for ISPRAM when Reading Pseudo-tag 0 (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=1)



# Table 5.59 ITagLo Register Field Descriptions for ISPRAM when Reading Pseudo-tag 0 (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=1)

Fields				
Name Bit(s) Description		Description	Read/Write	Reset State
BasePA	31:12	When reading pseudo-tag 0 of a scratchpad RAM, this field contains bits [31:12] of the base address of the scratchpad region.	R/W	Undefined
R	11:8	Reserved. Must be written as zero; returns zero on reads.	R/W	Undefined
Е	7	When reading pseudo-tag 0 of a scratchpad RAM, this bit will indicate whether the scratchpad is enabled.	R/W	Undefined
R	9:0	Reserved. Must be written as zero; returns zero on reads.	R/W	Undefined

Figure 5.50 ITagLo Register Format for ISPRAM when Reading Pseudo-tag 1 (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=1)

31 22	21 12	11 0
Reserved	Size	Reserved

Table 5.60 ITagLo Register Field Descriptions for ISPRAM when Reading Pseudo-tag1 (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=1)

Fields				
Name	Bit(s)	Description	Read/Write	Reset State
R	31:22	Reserved. Must be written as zero; returns zero on reads.	R/W	Undefined
Size	21:12	When reading pseudo-tag 1 of a Scratchpad RAM, this field indicates the size of the scratchpad array. Size in byte, relative to the bit position. i.e., $4KB \sim 2MB$ . Non-power-of-2 sizes are allowed, but maximum size is $2MB$ . The writability and effective size of this field is dependent on the user's implementation.	R/W	Undefined
R	11:0	Reserved. Must be written as zero; returns zero on reads.	R/W	Undefined

# 5.2.46 IDataLo Register (CP0 Register 28, Select 1)

The *IDataLo* register is a register that acts as the interface to the I-Cache and ISPRAM data arrays and is intended for diagnostic operations only. The Index Load Tag operation of the CACHE instruction reads the corresponding data values into the *IDataLo* register. If the *WST* bit in the *ErrCtl* register is set, the contents of *IDataLo* register can be written to the cache data array by doing an Index Store Data CACHE instruction.

Figure 5.51 IDataLo Register Format



# Table 5.61 IDataLo Register Field Description (ErrCtl<sub>SPR</sub>=0)

Fields				Reset	
Name	Bit(s)	Description	Read/Write	State	
DATA	31:0	Low-order data (databits [31:0]) read from the I-Cache data array.	R/W	Undefined	

# Table 5.62 IDataLo Register Field Description (ErrCtl<sub>SPR</sub>=1)

Fields Name Bit(s)				Reset
		Description	Read/Write	State
DATA	31:0	Low-order data (databits [31:0]) read from the ISPRAM data array.	R/W	Undefined

## 5.2.47 DTagLo Register (CP0 Register 28, Select 2)

The *DTagLo* register acts as the interface to the D-Cache tag array and DSPRAM pseudo tags. The Index Store Tag and Index Load Tag operations of the CACHE instruction use the *DTagLo* register as the source of tag information.

When the WST bit of the ErrCtl register is asserted, this register becomes the interface to the way-selection RAM. In this mode, the fields are redefined to give appropriate access the contents of the WS array instead of the Tag array, as shown in the tables below.

Figure 5.52 DTagLo Register Format for D-tagram (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=0)



# Table 5.63 DTagLo Register Field Descriptions for D-tagram (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=0)

Fields				
Name Bit(s)		Description	Read/Write	Reset State
PTagLo	31:12	This field contains the physical address of the cache line. Bit 31 corresponds to bit 31 of the PA and bit 10 corresponds to bit 10 of the PA.	R/W	Undefined
R	11:8	Reserved. Must be written as zero; returns zero on reads.	R/W	Undefined
V	7	This field indicates whether the cache line is valid.	R/W	Undefined
D	6	This field indicates whether the cache line is dirty. It will only be set if the Valid (bit 7) is also set	R/W	Undefined

Table 5.63 DTagLo Register Field Descriptions for D-tagram (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=0)

Fields Name Bit(s)				
		Description	Read/Write	Reset State
L	5	Specifies the lock bit for the cache tag. When this bit is set, and the valid bit is set, the corresponding cache line will not be replaced by the cache replacement algorithm.	R/W	Undefined
Reserved	4:0	Reserved. Must be written as zero; returns zero on reads	R/W	Undefined

#### Figure 5.53 DTagLo Register Format for D-Way Select (ErrCtl<sub>WST</sub>=1, ErrCtl<sub>SPR</sub>=0)

31	20	19	16	15	10	υ	9	
WSDECC		WSD			WSLRU		Reserved	

## **Table 5.64 TagLo Register Field Descriptions**

Fields				
Name Bit(s)		Description	Read/Write	Reset State
WSDECC	31:20	3-bit ECC code for each configured dirty bit. Upper bits of WSDECC are unused if the core is configured with less than 4-ways in the cache.	R/W	Undefined
WSD	19:16	Dirty bits. This field contains the value read from the WS array after a CACHE Index Load WS operation. It is used to store into the WS array during CACHE Index Store WS operations.	R/W	Undefined
WSLRU	15:10	This field contains the value read from or to be stored to the WS array.		Undefined
R	9:0	Reserved. Must be written as zero; returns zero on reads.	0	0

# Figure 5.54 DTagLo Register Format for DSPRAM when Reading Pseudo-tag 0 (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=01)

31	12 11 8	/ 6	0
BasePA	Reserved	Е	Reserved

# Table 5.65 TagLo Register Field Descriptions for DSPRAM when Reading Pseudo-tag 0 (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=01)

Fields				
Name	Bit(s)	Description	Read/Write	Reset State
BasePA	31:12	When reading pseudo-tag 0, this field represents the base address of the scratchpad region.	R/W	Undefined
R	11:8	Reserved. Must be written as zero; returns zero on reads.	R/W	Undefined
Е	7	When reading pseudo-tag 0, this fields enables (when set to 1) or disables (set to 0) the scratchpad RAM.	R/W	Undefined
R	9:0	Reserved. Must be written as zero; returns zero on reads.	R/W	Undefined

# Figure 5.55 DTagLo Register Format for DSPRAM when Reading Pseudo-tag 1 (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=1)

31	22 21		12 11		U
Reserved		Size		Reserved	

# Table 5.66 DTagLo Register Field Descriptions for DSPRAM when Reading Pseudo-tag1 (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=1)

Fiel	ds			
Name	Bit(s)	Description	Read/Write	Reset State
R	31:22	Reserved. Must be written as zero; returns zero on reads.	R/W	Undefined

Table 5.66 DTagLo Register Field Descriptions for DSPRAM when Reading Pseudo-tag1 (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=1)

Fiel	ds			
Name	Bit(s)	Description	Read/Write	Reset State
Size	21:12	When reading pseudo-tag 1 of a Scratchpad RAM, this field indicates the size of the scratchpad array. Size in byte, relative to the bit position. i.e., $4KB \sim 2MB$ . Non-power-of-2 sizes are allowed, but maximum size is $2MB$ . The writability and effective size of this field is dependent on the user's implementation.	R/W	Undefined
R	11:0	Reserved. Must be written as zero; returns zero on reads.	R/W	Undefined

## 5.2.48 DDataLo Register (CP0 Register 28, Select 3)

The *DDataLo* register is a register that acts as the interface to the D-Cache and DSPRAM data arrays and is intended for diagnostic operations only. The Index Load Tag operation of the CACHE instruction reads the corresponding data values into the *DDataLo* register. If the *WST* bit in the *ErrCtl* register is set, the contents of *IDataLo* register can be written to the cache data array by doing an Index Store Data CACHE instruction.

Figure 5.56 DDataLo Register Format



# Table 5.67 DDataLo Register Field Description (ErrCtl<sub>SPR</sub>=0)

Fields				Reset
Name	Bit(s)	Description	Read/Write	State
DATA	31:0	Low-order data (databits [31:0]) read from the D-Cache data array.	R/W	Undefined

# Table 5.68 DDataLo Register Field Description (ErrCtl<sub>SPR</sub>=1)

Fiel	ds			Reset
Name	Bit(s)	Description	Read/Write	State
DATA	31:0	Low-order data (databits [31:0]) read from the DSPRAM data array.	R/W	Undefined

# 5.2.49 IDataLoECC Register (CP0 Register 28, Select 4)

This register contains the ECC error code in the low-order portion of the I-Cache or ISPRAM data array when executing an I-Cahe Index-Load Tag or Index-Store Data is executed.

Figure 5.57 IDataLoECC Register Format (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=0)



Table 5.69 IDataLoECC Register Field Description (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=0)

Fields				Reset
Name	Bit(s)	Description	Read/Write	State
R	31:7	Reserved. Must be written as zero; returns zero on reads.	R/W	Undefined
IDATARAM ECC	6:0	7 ECC check bits for lower 4 of the 8 bytes [31:0] of I-Cache data.	R/W	Undefined

Table 5.70 IDataLoECC Register Field Description (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=1)

Fields	S			Reset
Name	Bit(s)	Description	Read/Write	State
R	31:7	Reserved. Must be written as zero; returns zero on reads.	R/W	Undefined
IDATARAM ECC	6:0	7 ECC check bits for lower 4 of the 8 bytes [31:0] of ISPRAM data.	R/W	Undefined

# 5.2.50 DDataLoECC Register (CP0 Register 28, Select 5)

This register contains the ECC error code in the low-order portion of the D-Cache or DSPRAM data array when a D-cache Index-Load Tag or Index-Store Data instruction is executed.

Figure 5.58 DDataLoECC Register Format (ErrCtl<sub>SPR</sub>=0, ErrCtl<sub>SPR</sub>=0)





Table 5.71 DDataHiECC Register Field Description (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=0)

Fields				Reset
Name	Bit(s)	Description	Read/Write	State
R	31:20	Reserved. Must be written as zero; returns zero on reads.	R/W	Undefined
DDATARAM ECC Lo	19:0	ECC code for upper 4 bytes of 8 bytes [31:0] of the D-Cache data arrays.	R/W	Undefined

# 5.2.51 ITagHi Register (CP0 Register 29, Select 0)

This ITagHi register contains I-Cache or ISPRAM ECC error code when executing an I-Cache CACHE instruction.


## Figure 5.59 ITagHi Register Format (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=0)



#### Table 5.72 ITagHi Register Field Description (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=0)

Fields				Reset
Name	Bit(s)	Description	Read/Write	State
R	31:23, 15:8	Reserved. Must be written as zero; returns zero on reads.	R/W	Undefined
ITag RAM ECC	23:16 or 22:16	6-bit ECC code for 22-bit I-Cache tag, or, when the core is configured with extended PA bits, a 7-bit ECC code for 30-bit I-Cache tag including the XPA tag bits.	R/W	Undefined
ITagXPA	7:0	Extended physical address [39:32]	R/W	Undefined

Figure 5.60 ITagHi Register Format (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=1)



#### Table 5.73 ITagHi Register Field Description (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=1)

Fields				Reset
Name	Bit(s)	Description	Read/Write	State
R	31:8	Reserved. Must be written as zero; returns zero on reads.	R/W	Undefined
ITagXPA	7:0	Extended physical address [39:32]	R/W	Undefined

# 5.2.52 IDataHi Register (CP0 Register 29, Select 1)

The *IDataHi* register is a register that acts as the interface to the I-Cache and ISPRAM data arrays and is intended for diagnostic operations only. The Index Load Tag operation of the CACHE instruction reads the corresponding data values into the *IDataHi* register. If the *WST* bit in the *ErrCtl* register is set, the contents of *DDataHi* can be written to the D-Cache or DSPRAM data array by doing an Index Store Data CACHE instruction.

Figure 5.61 IDataHi Register Format



#### Table 5.74 IDataHi Register Field Description (ErrCtl<sub>SPR</sub>=0)

Fields	S			Reset
Name	Bit(s)	Description	Read/Write	State
Data	31:0	High-order data (databits[63:32]) read from the I-Cache data array.	R/W	Undefined

#### Table 5.75 IDataHi Register Field Description (ErrCtl<sub>SPR</sub>=1)

Fields				Reset
Name	Bit(s)	Description	Read/Write	State
Data	31:0	High-order data (databits[63:32]) read from the IPRAMe data array.	R/W	Undefined

# 5.2.53 DTagHi Register (CP0 Register 29, Select 2)

This register contains the ECC error code in the D-Cache Tag array when executing a D-Cache CACHE instruction. Note that the ECC code consists of the SEC code and 1 total parity bit (for DED); in the Error Location Specifier, the error bit number includes only the original data and SEC code.

Figure 5.62 DTagHi Register Format (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=0)




Table 5.76 DTagHi Register Field Description (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=0)

Fields	S			Reset
Name	Bit(s)	Description	Read/Write	State
R	31:24, 31:23	Reserved. Must be written as zero; returns zero on reads.	R/W	Undefined
DTag RAM ECC	23:16, 22:16	6-bit ECC code for 22-bit D-Cache tag or 7-bit ECC code for 30-bit D-Cache tag including XPA tag bits	R/W	Undefined
R	15:8	Reserved. Must be written as zero; returns zero on reads.	R/W	Undefined
DTag XPA	7:0	Extended physical address [39:32]	R/W	Undefined

#### Figure 5.63 DTagHi Register Format (ErrCtl<sub>SPR</sub>=1)



#### Table 5.77 DDataHiECC Register Field Description (ErrCtl<sub>SPR</sub>=1)

Fields				Reset
Name	Bit(s)	Description	Read/Write	State
R	31:8	Reserved. Must be written as zero; returns zero on reads.	R/W	Undefined
DTag XPA	7:0	Extended physical address [39:32]	R/W	Undefined

## 5.2.54 DDataHi Register (CP0 Register 29, Select 3)

The DDataHi register is a register that acts as the interface to the high-order portion of the D-Cache and DSPRAM data arrays and is intended for diagnostic operations only. The Index Load Tag operation of the CACHE instruction reads the corresponding data values into the DDataHi register. If the WST bit in the ErrCtl register is set, the contents of DDataHi can be written to the D-Cache or DSPRAM data array by doing an Index Store Data CACHE instruction.

Figure 5.64 DDataHi Register Format (ErrCtl<sub>SPR</sub>=0)



#### Table 5.78 DDataHi Register Field Description (ErrCtl<sub>SPR</sub>=0)

Fields				Reset
Name	Bit(s)	Description	Read/Write	State
Data	31:0	High-order data (databits[63:32]) read from the D-Cache data array.	R/W	Undefined


#### Table 5.79 DDataHi Register Field Description (ErrCtl<sub>SPR</sub>=1)

Fields				Reset
Name	Bit(s)	Description	Read/Write	State
Data	31:0	High-order data (databits[63:32]) read from the DSPRAM data array.	R/W	Undefined

# 5.2.55 IDataHiECC Register (CP0 Register 29, Select 4)

The register contains the ECC error code for the high-order portion of the I-Cache or ISPRAM data array when an I-Cache Index-Load Tag or Index-Store Data instruction is executed.

## Figure 5.65 DDataHiECC Register Format (ErrCtl<sub>SPR</sub>=0)



## Table 5.80 DDataHi ECCRegister Field Description (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=0)

Fields				Reset
Name	Bit(s)	Description	Read/Write	State
R	31:7	Reserved. Must be writted as zero; returns zero on reads.	R/W	Undefined
Data	31:0	7 ECC check bits for higher 4 of the high-order 8 bytes [63:32] of I-Cache data.	R/W	Undefined


#### Table 5.81 DDataHiECC Register Field Description (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=1)

Fields				Reset
Name	Bit(s)	Description	Read/Write	State
R	31:7	Reserved. Must be writted as zero; returns zero on reads.	R/W	Undefined
Data	31:0	7 ECC check bits for higher 4 of the high-order 8 bytes [63:32] of DSPRAM data.	R/W	Undefined

# 5.2.56 DDataHiECC Register (CP0 Register 29, Select 5)

This register contains the ECC error code in the high-order portion of the D-Cache or DSPRAM data array when executing an Index Load Tag or Index Store Data cache operation.


#### Figure 5.66 DDataHiECC Register Format (ErrCtl<sub>SPR</sub>=0)



#### Table 5.82 DDataHiECC Register Field Description (ErrCtl<sub>WST</sub>=0, ErrCtl<sub>SPR</sub>=0)

Fields				Reset
Name	Bit(s)	Description	Read/Write	State
R	31:20	Reserved. Must be written as zero; returns zero on reads.	R/W	Undefined
DDATARAM ECC Hi	19:0	ECC code for upper 4 bytes of 8 bytes [63:32] of the D-Cache. There are 5 ECC check bits for each 8 bits of data, totaling 20 ECC check bits for the high-order 32 bits of data.	R/W	Undefined

#### Figure 5.67 DDataHiECC Register Format (ErrCtl<sub>SPR</sub>=1)



#### Table 5.83 DDataHiECC Register Field Description (ErrCtl<sub>SPR</sub>=1)

Fields				Reset
Name	Bit(s)	Description	Read/Write	State
R	31:20	Reserved. Must be written as zero; returns zero on reads.	R/W	Undefined
DSPRAM ECC Hi	19:0	ECC code for upper 4 bytes of 8 bytes [63:32] of DSPRAM data. There are 5 ECC check bits for each 8 bits of data, totaling 20 ECC check bits for the high-order 32 bits of data.	R/W	Undefined

# 5.2.57 ErrorEPC (CP0 Register 30, Select 0)

The *ErrorEPC* register is a read/write register, similar to the *EPC* register, except that *ErrorEPC* is used on error exceptions. All bits of the *ErrorEPC* register are significant and must be writable. It is also used to store the program counter on Reset, Soft Reset, nonmaskable interrupt (NMI) exceptions, and parity and ECC error exceptions.

The *ErrorEPC* register contains the virtual address at which instruction processing can resume after servicing an error. This address can be:

- The virtual address of the instruction that caused the exception
- The virtual address of the immediately preceding branch or jump instruction when the error causing instruction is in a branch delay slot or forbidden slot

Unlike the EPC register, there is no corresponding branch delay slot or forbidden slot indication for the ErrorEPC register.

A read of the *ErrorEPC* register (via MFC0) returns the following value in the destination GPR:

```
GPR[rt] \leftarrow ErrorExceptionPC_{31..1} || ISAMode_0
```

That is, the upper 31 bits of the error exception PC are combined with the lower bit of the ISAMode field and written to the GPR.

Similarly, a write to the *ErrorEPC* register (via MTC0) takes the value from the GPR and distributes that value to the error exception PC and the *ISAMode* field, as follows

```
ErrprExceptionPC \leftarrow GPR[rt]<sub>31..1</sub> || 0
ISAMode \leftarrow 2#0 || GPR[rt]<sub>0</sub>
```

That is, the upper 31 bits of the GPR are written to the upper 31 bits of the error exception PC, and the lower bit of the error exception PC is cleared. The upper bit of the *ISAMode* field is cleared and the lower bit is loaded from the lower bit of the GPR.

#### Figure 5.68 ErrorEPC Register Format



#### **Table 5.84 ErrorEPC Register Field Description**

Fields				
Name	Bit(s)	Description	Read/Write	Reset State
ErrorEPC	31:0	Error Exception Program Counter.	R/W	Undefined

# 5.2.58 DeSave Register (CP0 Register 31, Select 0)

The *Debug Exception Save* (*DeSave*) register is a read/write register that functions as a simple memory location. This register is used by the debug exception handler to save one of the GPRs that is then used to save the rest of the context to a pre-determined memory area (such as in the Debug Probe). This register allows the safe debugging of exception handlers and other types of code in which the existence of a valid stack for context saving cannot be assumed.

Figure 5.69 DeSave Register Format



#### Table 5.85 DeSave Register Field Description

Fields				
Name	Bit(s)	Description	Read/Write	Reset State
DESAVE	31:0	Debug exception save contents.	R/W	Undefined

# 5.2.59 KScratchn Registers (CP0 Register 31, Selects 2 to 7)

The *KScratchn* registers are optional read/write registers available for scratchpad storage by kernel-mode software. These registers are 32 bits in width for 32-bit processors and 64 bits for 64-bit processors.

The existence of these registers is indicated by the KScrExist field in the Config4 register. The KScrExist field specifies which of the selects are populated with a kernel scratch register.

Debug-mode software should not use these registers, but should instead use the *DeSave* register. If the Debug interface is implemented, select 0 should not be used for a *KScratch* register. Select 1 is being reserved for future debug use and should not be used for a *KScratch* register.

Figure 5.70 KScratchn Register Format



Table 5.86 KScratchn Register Field Descriptions

Fie	lds		Read /	Reset
Name	Bits	Description	Write	State
Data	31:0	Scratch pad data saved by kernel software.	R/W	Undefined

# Hardware and Software Initialization of the M6250 Core

The M6250 processor core contains only a minimal amount of hardware initialization and relies on software to fully initialize the device.

#### 6.1 Hardware-Initialized Processor State

The M6250 processor core, like most other MIPS processors, is not fully initialized by hardware reset. Only a minimal subset of the processor state is cleared. This is enough to bring the core up while running in unmapped and uncached code space. All other processor state can then be initialized by software. *SI\_ColdResetN* is asserted after power-up to bring the device into a known state. Soft reset can be forced by asserting the *SI\_WarmResetN* pin. This distinction is made for compatibility with other MIPS processors.

# 6.1.1 Coprocessor 0 State

Much of the hardware initialization occurs in Coprocessor 0.

- Random (TLB-based MMU cores only)- cleared to maximum value on Reset/SoftReset
- Wired (TLB-based MMU cores only)- cleared to 0 on Reset/SoftReset
- Status<sub>BEV</sub> cleared to 1 on Reset/SoftReset
- Status<sub>SR</sub> cleared to 0 on Reset, set to 1 on SoftReset
- Status<sub>NMI</sub> cleared to 0 on Reset/SoftReset
- Status<sub>FRI</sub> set to 1 on Reset/SoftReset
- WatchLol,R,W cleared to 0 on Reset/SoftReset
- Config fields related to static inputs set to input value by Reset/SoftReset
- Config<sub>K0</sub> set to 010 (uncached) on Reset/SoftReset
- Config<sub>KU</sub> set to 010 (uncached) on Reset/SoftReset (FM based MMU cores only)
- Config<sub>K23</sub> set to 010 (uncached) on Reset/SoftReset (FM based MMU cores only)
- ContextConfig set to 0x007ffff0 on Reset/SoftReset (MIPS32 configuration)
- PageGrain<sub>Mask</sub> set to 11 on Reset/SoftReset (MIPS32 compatibility mode)

- Debug<sub>DM</sub>- cleared to 0 on Reset/SoftReset (unless DbgBOOT option is used to boot into Debug Mode. Refer to Chapter 9, "Debug Support in the M6250 Core" on page 216 for details.
- Debug<sub>LSNM</sub> cleared to 0 on Reset/SoftReset
- Debug<sub>IBUSEP</sub> cleared to 0 on Reset/SoftReset
- Debug<sub>DBUSEP</sub> cleared to 0 on Reset/SoftReset
- Debug<sub>IEXI</sub> cleared to 0 on Reset/SoftReset
- Debug<sub>SSt</sub> cleared to 0 on Reset/SoftReset

#### 6.1.2 TLB Initialization

Each TLB entry has a "hidden" state bit which is set by Reset/SoftReset and is cleared when the TLB entry is written. This bit disables matches and prevents "TLB Shutdown" conditions from being generated by the power-up values in the TLB array (when two or more TLB entries match on a single address). This bit is not visible to software.

#### 6.1.3 Bus State Machines

All pending bus transactions are aborted and the state machines in the bus interface unit are reset when a Reset or SoftReset exception is taken.

# 6.1.4 Static Configuration Inputs

All static configuration inputs(defining the bus mode and cache size for example) should only be changed during Reset.

#### 6.1.5 Fetch Address

Upon Reset/SoftReset, DbgBOOT option, or *SI\_UseExceptionBase* option is used, the fetch is directed to VA 0xBFC00000 (PA 0x1FC00000). This address is in KSeg1, which is unmapped and uncached, so that the TLB and caches do not require hardware initialization.

### 6.2 Software Initialized Processor State

Software is required to initialize the following parts of the device.

#### 6.2.1 Register File

The register file powers up in an unknown state with the exception of r0 which is always 0. Initializing the rest of the register file is not required for proper operation in hardware. However, when simulating the operation of the core, unknown values can cause problems. Thus, initializing the register file in the boot code may avoid simulation problems

#### 6.2.2 TLB

Because of the hidden bit indicating initialization, the TLB-based MMU M6250 does not require TLB initialization upon ColdReset. This is an implementation specific feature of the M6250 core and cannot be relied upon if writing generic code for MIPS32/64 processors. When initializing the TLB, care must be taken to avoid creating a "TLB Shutdown" condition where two TLB entries could match on a single address. Unique virtual addresses should be written to each TLB entry to avoid this.

#### 6.2.3 Caches

The cache tag and data arrays power up to an unknown state and are not affected by reset. Every tag and dirty bit in the cache arrays should be initialized to an invalid state using the CACHE instruction (typically the Index Invalidate function and Index Store function). This can be a long process, especially since the instruction cache initialization needs to be run in an uncached address region.

## 6.2.4 Coprocessor 0 State

Miscellaneous CP0 states need to be initialized prior to leaving the boot code. There are various exceptions which are blocked by *ERL*=1 or *EXL*=1 and which are not cleared by Reset. These can be cleared to avoid taking spurious exceptions when leaving the boot code.

- Cause: SW0/1 (Software Interrupts) should be cleared.
- Config: K0 should be set to the desired Cache Coherency Algorithm (CCA) prior to accessing Kseg0.
- Config: (FM Based MMU cores only) KU and K23 should be set to the desired CCA for USeg/KUSeg and KSeg2/3 respectively prior to accessing those regions.
- Count: Should be set to a known value if Timer Interrupts are used.
- *Compare*: Should be set to a known value if Timer Interrupts are used. The write to compare will also clear any pending Timer Interrupts (Thus, *Count* should be set before *Compare* to avoid any unexpected interrupts).
- Status: Desired state of the device should be set.
- Other CP0 state: Other registers should be written before they are read. Some registers are not explicitly writeable, and are only updated as a by-product of instruction execution or a taken exception. Uninitialized bits should be masked off after reading these registers.

# Caches of the M6250 Core

This chapter describes the caches present in the M6250 processor core. It contains the following sections:

- Section 7.1, "Cache Configurations"
- Section 7.2, "Cache Protocols"
- Section 7.3, "Instruction Cache"
- Section 7.4, "Data Cache"
- Section 7.5, "CACHE Instruction"
- Section 7.6, "Software Cache Testing"
- Section 7.7, "Memory Coherence Issues"

# 7.1 Cache Configurations

The M6250 processor core supports separate instruction and data caches that may be flexibly configured at build time for various sizes, organizations and set-associativities. The use of separate caches allows instruction and data references to proceed simultaneously. Both caches are virtually indexed and physically tagged, allowing cache access to occur in parallel with virtual-to-physical address translation. ECC protection of the cache arrays is an optional feature.

The instruction and data caches are independently configured. For example, the data cache can be 2 KB in size and 2-way set associative, while the instruction cache can be 8 KB in size and 4-way set associative. Each cache is accessed in a single processor cycle.

Cache refills are performed using a 8-word fill buffer, which holds data returned from memory during a 8-beat burst transaction. The critical miss word is always returned first. The caches are blocking until the critical word is returned, but the pipeline may proceed while the other 7 beats of the burst are still active on the bus.

Table 7.1 lists the instruction and data cache attributes:

**Table 7.1 Instruction and Data Cache Attributes** 

Parameter	Instruction	Data
Size	0 - 64 KB	0 - 64 KB
Number of Cache Sets	0, 64, 128, 256, 512 and 1024	0, 64, 128, 256, 512 and 1024
Lines Per Set (Associativity)	2- or 4-way set associative	0-, 2-, or 4-way set associative
Line Size	64 Bytes 64 Bytes	

**Table 7.1 Instruction and Data Cache Attributes (Continued)** 

Parameter	Instruction	Data
Read Unit	32 bits	32 bits
Minimum Write Unit	32 bits	8 bits
Write Policy	N/A	Software selectable options:  uncached  write-back with write-allocate
Miss restart after transfer of	miss word	miss word
Cache Locking	per line	per line

Table 7.2 shows the cache size and organization options; note that the same total cache size may be achieved with several different set associativities. Software can identify the instruction or data cache configuration on a M6250 core by reading the appropriate bits of the *Config1* register; see Section 5.2.29, "Config Register (CP0 Register 16, Select 0)" on page 152.

**Table 7.2 Instruction and Data Cache Sizes** 

Cache Size (bytes)	Way Organization Options
0K	No cache
8K	Two 4K ways
16K	Two 8K ways Four 4K ways
32K	Two 16K ways Four 8K ways
64K	Four 16K ways

# 7.2 Cache Protocols

This section describes cache organization, attributes, and cache-line replacement for the instruction and data caches. This section also discusses issues relating to virtual aliasing.

## 7.2.1 Cache Organization

The instruction and data caches each consist of three arrays: tag, data and way-select. The caches are virtually indexed, since a virtual address is used to select the appropriate line within each of the three arrays. The caches are physically tagged, as the tag array contains a physical, not virtual, address.

The tag and data arrays hold n ways of information per set, corresponding to the n-way set associativity of the cache, where n can be 0, 2 or 4 for a cache in the M6250 core. The way-select array holds information to choose the way to be filled, as well as dirty bits in the case of the data cache.

Figure 7.1 shows the format of each line in the tag, data and way-select arrays without ECC enabled.

Figure 7.1 I-Cache and D-Cache Array Formats




Figure 7.2 shows the format of each line in the I-Cache tag, data and way-select arrays with ECC enabled.

Figure 7.2 I-Cache Array Formats.





Figure 7.3 shows the format of each line in the D-Cache tag, data and way-select arrays with ECC enabled.

Figure 7.3 D-Cache Array Formats



A tag entry consists of the upper 20 bits of the physical address (bits [31:10]), one valid bit for the line, and a lock bit. A data entry contains the four 32-bit words in the line, for a total of 16 bytes. All four words in the line are present or not in the data array together, hence the single valid bit stored with the tag. Once a valid line is resident in the cache, byte, halfword, triple-byte or full word stores can update all or a portion of the words in that line. The tag and data entries are repeated for each of the *n* lines in the set, per the associativity.

A way-select entry holds bits choosing the way to be replaced according to a Least Recently Used (LRU) algorithm. The LRU information applies to all the ways and there is one way-select entry for all the ways in the set. The number of bits in the way-select entry depends on the set associativity. In a direct mapped cache (n=1), there is no need for LRU bits, since fills can only go to one place only. Table 7.3 shows the number of LRU bits required as a function of associativity. The array with way-select entries for the data cache also holds dirty bit(s) for the lines. One dirty bit is required per line, as shown in Table 7.3. The instruction cache only supports reads, hence only LRU entries are stored in the instruction way-select array.

Table 7.3 LRU and Dirty Width in Way-Select Array

Associativity (n)	LRU Bits	Dirty Bits (data cache only)
2	1	2
4	6	4

# 7.2.2 Cacheability Attributes

The M6250 core supports the following cacheability attributes:

- *Uncached*: Addresses in a memory area indicated as uncached are not read from the cache. Stores to such addresses are written directly to main memory, without changing cache contents.
- Write-back with write allocation: Loads and instruction fetches first search the cache, reading main memory only if the desired data does not reside in the cache. On data store operations, the cache is first searched to see if the target address is cache resident. If it is resident, the cache contents are updated, but main memory is not written. If the cache lookup misses on a store, main memory is read to bring the line into the cache and merge it with the new store data. Hence, the allocation policy on a cache miss is read- or write-allocate. Data stores will update the appropriate dirty bit in the way-select array to indicate that the line contains modified data. When a line with dirty data is displaced from the cache, it is written back to memory.

Some segments of memory employ a fixed caching policy; for example the kseg1 is always uncacheable. Other segments of memory allow the caching policy to be selected by software. Generally, the cache policy for these programmable regions is defined by a cacheability attribute field associated with that region of memory. See Chapter 3, "Memory Management of the M6250 Core" on page 43 for further details.

## 7.2.3 Replacement Policy

The replacement policy refers to how a way is chosen to hold an incoming cache line on a miss which will result in a cache fill, when a cache is at least two-way set associative. In a direct mapped cache (one-way set associative), the replacement policy is irrelevant since there is only one way available. The replacement policy is least recently used (LRU), but excluding any locked ways. The LRU bit(s) in the way-select array encode the order in which ways on that line have been accessed.

On a cache miss, the lock and LRU bits for the tag and way-select entries of the selected line may be used to determine the way which will be chosen. The number of lock bits and the number of LRU bits depend on the set associativity of the cache.

The LRU field in the way select array is updated as follows:

- On a cache hit, the associated way is updated to be the most recently used. The order of the other ways relative to each another is unchanged.
- On a cache refill, the filled way is updated to be the most recently used.
- On CACHE instructions, the update of the LRU bits depends on the type of operation to be performed:
  - Index (Write-back) Invalidate: Least-recently used.
  - **Index Load Tag**: No update.
  - **Index Store Tag, WST=0:** Most-recently used if valid bit is set in *TagLo* CP0 register. Least-recently used if valid bit is cleared in *TagLo* CP0 register.
  - **Index Store Tag, WST=1:** Update the field with the contents of the *TagLo* CP0 register (refer to Table 7.5 or Table 7.6 for the valid values of this field).
  - Index Store Data: No update.
  - **Hit Invalidate:** Least-recently used if a hit is generated, otherwise unchanged.
  - Fill: Most-recently used.
  - **Hit (Write-back) Invalidate:** Least-recently used if a hit is generated, otherwise unchanged.
  - **Hit Write-back:** No update.
  - Fetch and Lock: Most-recently used.

If all ways are valid, then any locked ways will be excluded from consideration for replacement. For the unlocked ways, the LRU bits are used to identify the way which has been used least recently, and that way is selected for replacement. If all ways are locked: Fill data will not fill into the cache, and Write-back stores turn into Write-through Write-allocate stores.

If the way selected for replacement has its dirty bit asserted in the way-select array, then that 16-byte line will be written back to memory before the new fill can occur.

## 7.2.4 Virtual Aliasing

Since the caches are virtually indexed and physically tagged, a potential issue referred to as *virtual aliasing* might exist. Virtual aliasing occurs if the virtual bits used to index a cache array are not consistent with the overlapping physical bits, after the virtual address has been translated to a physical address. The possibility of virtual aliasing only occurs in address regions which are mapped through a TLB-based memory management unit, so it is only relevant when TLB option is selected for MMU implementation, otherwise it contains a fixed memory management unit.

In TLB-mapped address regions, virtual aliasing may occur if the cache size per way is greater than the page size. For example, consider a 16 KB cache organized as 2-way set associative. The size per way is then 8 KB, so virtual address bits [12:0] are used to index the array. If the address is in a translated region with a page size of 4 KB, then address bits [11:0] are untranslated but address bits [31:12] will be mapped and for these bits the virtual and physical addresses may be different. In this example, bit [12] could pose a potential problem due to virtual aliasing. Imagine two virtual addresses, VA0 and VA1, whose only difference is the value of bit [12], which map to the same physical address. These two virtual addresses would be indexed to two different lines by the cache, even though they were intended to represent the same physical address. Then if a program does a load using VA0 and a store using VA1, or vice-versa, the cache may not return the expected data.

Table 7.4 shows the overlapped virtual/physical address bits which could potentially be involved in virtual aliasing, given the possible minimum page sizes and cache way sizes supported by the M6250 core. Virtual aliasing is generally only a problem for the D-cache, since stores don't happen to the I-cache. No special hardware mechanism is provided to prevent the possibility of virtual aliasing, so it must be handled by software. The software solution must ensure that the mapping of virtual address bits which overlap with physical address bits be handled consistently. The simplest approach is to ensure that the overlapping bits are unity-mapped (VA equals PA).

Minimum Page Size (KB)	Cache Way Size (KB)	Overlapped address bits with possible aliasing
4	8	[12]
	16	[13:12]
8	16	[13]

**Table 7.4 Potential Virtual Aliasing Bits** 

A related issue can occur in virtually indexed, physically tagged caches if the number of physical bits stored in the tag array do not fully overlap the physically translated bits for the smallest page size. For the M6250 core, there are always 20 address bits stored in the cache tag, representing bits [31:12] of the physical address.

#### 7.3 Instruction Cache

The instruction cache (I-cache) is an optional on-chip memory block of up to 64 KB. The virtually indexed, physically tagged cache allows the virtual-to-physical address translation to occur in parallel with the cache access rather than having to wait for the physical address translation.

The core supports instruction cache locking. Cache locking allows critical code or data segments to be locked into the cache on a "per-line" basis, enabling the system programmer to maximize the efficiency of the system cache.

The cache locking function is always enabled on all instruction cache entries. Entries can then be marked as locked or unlocked on a per entry basis using the CACHE instruction.

### 7.4 Data Cache

The data cache (D-cache) is an optional on-chip memory block of up to 64 KB. The virtually indexed, physically tagged cache allows the virtual-to-physical address translation to occur in parallel with the cache access rather than having to wait for the physical address translation.

The core also supports a data cache locking mechanism identical to the instruction cache. Critical data segments to be locked into the cache on a "per-line" basis. The locked contents can be updated on a store hit, but cannot be selected for replacement on a miss.

The cache locking function is always enabled on all data cache entries. Entries can then be marked as locked or unlocked on a per entry basis using the CACHE instruction.

#### 7.5 CACHE Instruction

Both caches support the CACHE instructions, which allow users to manipulate the contents of the Data and Tag arrays, including the locking of individual cache lines. Note that before the CACHE instructions are allowed to execute, all initiated refills are completed and stores are sent to the write buffer. The CACHE instructions are described in detail in Chapter 11, "M6250 MIPS32® Processor Core Instructions" on page 298.

The CACHE Index Load Tag and Index Store Tag instructions can be used to read and write the WS- RAM by setting the WST bit in the ErrCtl register. (The ErrCtl register is described in Section 5.2.42, "ErrCtl Register (CP0 Register 26, Select 0)" on page 182.) Note that when the WST bit is zero, the CACHE index instructions access the cache Tag array. In addition, by setting the SPR bit in the ErrCtl register, CACHE operations are directed to the SPRAM interface.

Not all values of the WS field are valid for defining the order in which the ways are selected. This is only an issue, however, if the WS-RAM is written after the initialization (invalidation) of the Tag array. Valid WS field encodings for way selection order is shown in Table 7.5 and Table 7.6.

Table 1.5 Way Selection Encounty, 4 Ways			
Selection Order <sup>1</sup>	WS[5:0]	Selection Order	WS[5:0]
0123	000000	2013	100010
0132	000001	2031	110010
0213	000010	2103	100110
0231	010010	2130	101110
0312	010001	2301	111010
0321	010011	2310	111110
1023	000100	3012	011001
1032	000101	3021	011011
1203	100100	3102	011101
1230	101100	3120	111101

3201

3210

111011

111111

001101

101101

Table 7.5 Way Selection Encoding, 4 Ways

1302

1320

1. The order is indicated by listing the least-recently used way to the left and the most-recently used way to the right, etc.

Table 7.6 Way Selection Encoding, 2 Ways

Selection Order <sup>1</sup>	WS[5:0] <sup>2</sup>	Selection Order	WS[5:0]
01	xxx0xx	10	xxx1xx

<sup>1.</sup> The order is indicated by listing the least-recently used way to the left and the most-recently used way to the right, etc.

# 7.6 Software Cache Testing

Typically, the cache RAM arrays will be tested using BIST. It is, however, possible for software running on the processor to test all of the arrays. Of course, testing of the I-Cache arrays should be done from an uncacheable space with interrupts disabled in order to maintain the cache contents. There are multiple methods for testing these arrays in software, only one is presented here.

# 7.6.1 I-Cache/D-cache Tag Arrays

These arrays can be tested via the Index Load Tag and Index Store Tag varieties of the CACHE instruction. Index Store Tag will write the contents of the *TagLo* register into the selected tag entry. Index Load Tag will read the selected tag entry into the *TagLo*.

# 7.6.2 I-Cache Data Array

This array can be tested using the Index Store Data and Index Load Tag varieties of the CACHE instruction. The Index Store Data variety is enabled by setting the WST bit in the ErrCtl register.

The ECC bits in the array can be tested by setting the EE bit in the ErrCtl register.

The rest of the data bits are read/written to/from the DataLo and DataHi registers.

# 7.6.3 I-Cache WS Array

The testing of this array is very similar to the testing of the tag array. By setting the WST bit in the ErrCtl register, Index Load Tag and Index Store Tag CACHE instructions will read and write the WS array instead of the tag array.

# 7.6.4 D-Cache Data Array

This array can be tested using the Index Store Tag CACHE, SW, and LW instructions. First, use Index Store Tag to set the initial state of the tags to valid with a known physical address (PA). Write the array using SW instructions to the PAs that are resident in the cache. The value can then be read using LW instructions and compared to the expected data.

# 7.6.5 D-cache WS Array

The dirty bits in this array will be tested when the data tag is tested. The LRU bits can be tested using the same mechanism as the I-cache WS array.

<sup>2.</sup> A "?" indicates a don't care when written and unpredictable when read.

# 7.7 Memory Coherence Issues

A cache presents coherency issues within the memory hierarchy which must be considered in the system design. Since a cache holds a copy of memory data, it is possible for another memory master to modify a memory location, thus making other copies of that location stale if those copies are still in use. A detailed discussion of memory coherence is beyond the scope of this document, but following are a few related comments.

The M6250 processor contains no direct hardware support for managing coherency with respect to its caches, so it must be handled via system design or software. The M6250 data cache supports the write-back protocol.

In write-back mode, data writes only go to the cache and not to memory. So the processor cache may contain the *only* copy of data in the system until that data is written to main memory. Dirty lines are only written to memory when displaced from the cache as a new line is filled or if explicitly forced by certain flavors of the CACHE or PREF instructions.

The SYNC instruction may also be useful to software enforcing memory coherence, as it flushes the M6250 core's write buffers.

# Power Management of the M6250 Core

The M6250 processor core offers a number of power management features, including low-power design, active power management and power-down modes of operation. The core is a static design that supports a WAIT instruction designed to signal the rest of the device that execution and clocking should be halted, reducing system power consumption during idle periods.

# 8.1 Register-Controlled Power Management

Three pins, SI\_EXL, SI\_ERL, and EJ\_DebugM, support the power-management function by allowing the user to change the power state if an exception or error occurs while the core is in a low power state.

If an interrupt is taken while the device is in power down mode, that interrupt may need to be serviced depending on the needs of the application. The interrupt causes an exception which in turn causes the *EXL* bit to be set. The setting of the *EXL* bit causes the assertion of the *SI\_EXL* signal on the external bus, indicating to the external agent that an interrupt has occurred. At this time the external agent can choose to either speed up the clocks and service the interrupt or let it be serviced at the lower clock speed.

The setting of the *ERL* bit causes the assertion of the *SI\_ERL* signal on the external bus, indicating to the external agent that an error has occurred. At this time the external agent can choose to either speed up the clocks and service the error or let it be serviced at the lower clock speed.

Similarly, the *EJ\_DebugM* signal indicates that the processor is in debug mode. Debug mode is entered when the processor takes a debug exception. If fast handling of this is desired, the external agent can speed up the clocks.

The core provides three power-down signals that are part of the system interface. Two of the pins change state as the corresponding bits in the CPO *Status* register are set or cleared. The third pin indicates that the processor is in debug mode:

- The SI\_EXL signal represents the state of the EXL bit (1) in the CPO Status register.
- The SI\_ERL signal represents the state of the ERL bit (2) in the CPO Status register.
- The *EJ\_DebugM* signal indicates that the processor has entered debug mode.

# 8.2 Instruction-Controlled Power Management

The second mechanism for invoking power down mode is through execution of the WAIT instruction. If the bus is idle at the time the WAIT instruction reaches the E stage of the pipeline the internal clocks are suspended and the pipeline is frozen. However, the internal timer and some of the input pins (*SI\_Int[7:0]*, *SI\_NMI*, *SI\_WarmResetN*, *SI\_ColdResetN*, and *EJ\_DINT*) continue to run. If the bus is not idle at the time the WAIT instruction reaches the W stage, the pipeline stalls until the bus becomes idle, at which time the clocks are stopped. When the CPU is in instruction controlled power management mode, any enabled interrupt, NMI, debug interrupt, or reset condition causes the

CPU to exit this mode and resume normal operation. While the part is in this low-power mode, the SI\_SLEEP signal is asserted to indicate to external agents what the state of the chip is.

# **Debug Support in the M6250 Core**

The M6250 core provides for a Debug interface via the MIPS Debug Hub (MDH) and Advanced Peripheral Bus (APB) interface. MDH provides the capability for connection to a JTAG or APB compatible debug system for improved debug performance and support for multi-core systems. The MDH and APB are described in the MIPS® Debug Hub Technical Reference Manual [5].

The M6250 core also provides a special Debug mode of operation, in addition to standard User mode and Kernel modes of operation. Debug mode is entered after a debug exception is taken and continues until a debug exception return (DERET) instruction is executed. During this time, the processor executes the debug exception handler routine.

#### 9.1 APB Devices

In order to make APB devices compatible with the ARM CoreSight standard, which includes the APB as the debug bus, the MDH uses the same minimal address mapping of devices. This mapping includes an area for a ROM block that contains the read-only memory words which identify the SoC and each device. A ROM slot occupies a minimum of 4KB (A[11:0]) and starts at address 0 (address range of 0x0-0xFFC). Core debug registers are assigned addresses from 0x000 to 0x07F. Refer to the table below.

Address Contents

0x000 - 0xFFC 4KB space as defined by CoreSight

0x000-0xEFC Device-specific registers (Figure B2-1 in IHI0029D)

0xFCC-0xFCF DEVTYPE register

0xFD0-0xFEF Peripheral ID registers

0xFF0-0xFFF Component ID registers

**Table 9.1 Core Debug Register Address Map** 

Values in the ROM table determine the start of the core debug registers (refer to Section 10.2.1 of IHI0031C).

# 9.2 Core APB Debug Registers

This section describes the APB-accessible debug registers that provide status and control of debug operations via the MDH and APB.

The table below is a list of the Core APB Debug Registers, their offset addresses, names, function, and access types.

The hex values listed in the first column are APB A[6:2] addresses. All registers are accessed as 32 bits thus A1 and A0 are always 0.

Table 9.1 Core APB Debug Registers

Address A[6:2] Register Name	Short Description	Function							
0x01 IDCODE	Device ID	Identifies device's manufacturer, part number, revision, and other device-specific information.	R						
0x02 IMPCODE	Implementation code	Identifies main debug features implemented and accessible.	R						
0x04 DATA	Data	Data register for processor read/write access.  A write to Data will clear PrAcc. If PrAcc was not set at time probe wrote Data, write cycle will stall (PRE-ADY=0) until core does load or fetch from DMSEG.  A read from Data returns value and clears PrAcc. If PrAcc was not set, read will stall (PREADY=0) until core does store to DMSEG.	R/W						
0x05 OCI CONTROL	Debug Control	OCI CONTROL Register (OCR) provides access to debug status and control.	R/W						
0x06 DRSEG_ADDR	Address of drseg access	Set by probe with address of drseg to read or write.  A[30:20] are ignored.  A[31] = 0 indicates DRSEG_ADDR does not auto-increment  A[31] = 1 indicates DRSEG_ADDR auto-increments after a read or write to DRSEG_DATA	R/W						
0x07 DRSEG_DATA	Data value of drseg read or write	DRSEG_DATA register is used to read or write 32 bits of data to the drseg memory. The drseg address is supplied by ADDRESS register (previously set).  Read: A read cycle does a read from drseg; 32 bits only Write: A write cycle does a write to drseg; 32 bits only  Hardware sets PREADY=0 if there is a need to stretch the read or write cycle which could occur if the drseg access is extended by a memory arbiter and/or clock synchronizer.	R/W						
0x08 PCSAMPLE1	PCsample lower	Lower 32 bits of PCsample	R						
0x09 PCSAMPLE2	PCsample upper	Upper bits of PCsample, right justified	R						
0x0A FDSTATUS	FDC Status & channel number	Refer to FDC section below. LS 4 bits are Tx and Rx FIFO status Read: TxChan field holds channel number when data exists in FIFO Write: RxChan field is written with channel number that probe sends to target. RxChan bits are sticky so only need to be written if they change.	R						
0x0B FDDATA	FDC Data	Refer to FDC section below. Read: 32 data bits from FIFO Write: 32 data bits into FIFO	R/W						

Table 9.1 Core APB Debug Registers (Continued)

Address A[6:2] Register Name	Short Description	Function	R/W
0X0C DBG_OUT	Debug Output	General-purpose register whose outputs are routed out of the core on the EJ_DBG_OUT bus. A probe can write any pattern to this register. The user can connect any or all signals for his own use. The width is 32 bits.	R/W
0xFC8 DEVID	IMG Block Type. 4=CPU.	Device configuration register used for block type. Value - 32h00000004	R
0xFCC DEVTYPE	MAJOR=5 (debug), SUBTYPE=1 (core)	Value - 32h00000015	R
0xFD0 PIDR4	[7:4]size=4'b0000 (block size is 4K bytes) [3:0]DES_2 (4'b0010, MIPS JEDEC continuation code)	Value - 32h00000002	R
0xFD4	Reserved	Value - 32h00000000	R
0xFD8	Reserved	Value - 32h00000000	R
0xFDC	Reserved	Value - 32h00000000	R
0xFE0 PIDR0	[7:0]CPU PRID	Value - 32h0000000X	R
0xFE4 PIDR1	[7:4]DES_0(4'b0111, bits 3:0 of MIPS JEDEC code) [3:0]PART_1 (4'b0000)	Value - 32h00000070	R
0xFE8 PIDR2	[7:4] CPU Major Revision [3]1'b1 indicates JEDEC ID is used [2:0]DES_1 (3'b010, bits 6:4 of MIPS JEDEC code	Value - 32h000000XA	R
0xFEC PIDR3	[7:4] CPU Minor Revision [3:0]CMOD (0=customer has not modified component)	Value - 32h000000X0	R/W
0xFF0 CIDR0	8'h0D	Value - 32h0000000D	R
0xFF4 CIDR1	8'hE0 (Generic IP class)	Value - 32h000000E0	R
0xFF8 CIDR2	8'h05	Value - 32h00000005	R
0xFFC CIDR3	8'hB1	Value - 32h000000B1	R

# 9.2.1 Device Identification (IDCODE) Register

The Device Identification register is defined by IEEE 1149.1, to identify the device's manufacturer, part number, revision, and other device-specific information. Table 9.2 shows the bit assignments defined for the read-only Device Identification Register, and inputs to the core determine the value of these bits.

Figure 9.1 Device Identification Register Format



# **Table 9.2 Device Identification Register**


Field	s		Read/	
Name	Bit(s)	Description	Write	Reset State
Version	31:28	<b>Version</b> (4 bits) This field identifies the version number of the processor derivative.	R	EJ_Version[3:0]
PartNumber	27:12	Part Number (16 bits) This field identifies the part number of the processor derivative.	R	EJ_PartNumber[15:0]
ManufID	11:1	Manufacturer Identity (11 bits) Accordingly to IEEE 1149.1-1990, the manufacturer identity code shall be a compressed form of the JEDEC Publications 106-A.	R	EJ_ManufID[10:0]
R	0	Reserved	R	1

# 9.2.2 Implementation Register (IMPCODE)

The Implementation register is a 32-bit read-only register that identifies features implemented in the M6250

Figure 9.2 shows the format of the Implementation register; Table 9.3 describes the Implementation register fields.

#### Figure 9.2 Implementation Register Format



**Table 9.3 Implementation Register Field Descriptions** 

Bits	-		Read /	
		Description	Write	Power-up State
31:29	Indicates the D	ebug version:	R	0
	Encoding	g Meaning		
	0	OCI Single Core Debug Version 1		
	1-7	Reserved		
24	Indicates suppo	ort for DINT signal from probe:	R	Externally
	Encoding	Meaning		driven
	0	DINT signal from the probe is not supported by this processor		
	1	Probe can use DINT signal to make debug interrupt on this processor		
22:21	Indicates size o	f the ASID field:	R	0
	Encoding	Meaning		
	0	No ASID in implementation		
	1	6-bit ASID		
	2	8-bit ASID		
	3	Reserved		
14	Indicates no De	ebug DMA support:	R	1
	Encoding	Meaning		
	0	Reserved		
	1	No JTAG DMA support		
13:11			R	1
	Encoding	Meaning		
	0	Legacy value - probably attached to a CPU. TypeInfo field not implemented.		
	1	This Debug block is part of the CPU and the TypeInfo field reflects  EBase <sub>CPUNUM</sub> .		
	2	This TAP is attached to a CM and the TypeInfo field is not used.		
	3	This TAP is attached to a DBU.		
	4	This TAP is attached to an MDH.		
	Others	Reserved		
	22:21	24 Indicates support Encoding  0 1-7  22:21 Indicates size of Encoding 0 1 2 3  14 Indicates no Definition of the property of	1-7   Reserved	1-7   Reserved

**Fields** Power-up Read / Write **Bits** Description State Name 10:1 TypeInfo Identifier information specific to the type of entity associ-R 0 ated with this TAP or Debug block. The attached entity is specified by the Type field. Attached **Entity** Meaning CPU Reflects EBase<sub>CPUNUM</sub> of the associated CPU Others Reserved MIPS32/64 0 Indicates 32-bit or 64-bit processor: R 0 **Encoding** Meaning 0 32-bit processor 1 64-bit processor 0 28:25, 23, Ignored on writes; return zeros on reads. R 0 20:15

Table 9.3 Implementation Register Field Descriptions (Continued)

# 9.2.3 ADDRESS Register

This read-only Address register provides the 32-bit address for a processor access. The physical address that accompanies the processor access is an untranslated access to DMSEG in Debug mode.

## 9.2.4 DATA Register

The read/write Data register is used for opcode and data transfers during processor accesses. The operation of memory accesses to dmseg requires a handshake between the PrAcc bit in the OCI CONTROL Register and the APB read/write state sequence.

**APB Write**: The core fetches an instruction from DMSEG and the probe satisfies that by writing 32 bits to DATA. The completion of the APB write cycle clears PrAcc and supplies DATA to the processor. If PrAcc is not set, or the current processor access is not a load or fetch at the time the probe writes to DATA, the write will stall (PREADY=0) until the core does a load or fetch from DMSEG. The same protocol applies when the core does a (memory) load from dmseg.

**APB Read**: The core does a store to DMSEG. The probe reads DATA, which returns the data value stored and clears PrAcc at the completion of the APB read cycle. If PrAcc is not set. or the current processor access is not a store, the APB read will stall (PREADY=0) until the core does a store to DMSEG. If the core never does a store, the APB cycle can be aborted.

#### 9.2.5 Fastdata

Fastdata provides an efficient way to upload and download data between target memory and debug memory. A program is run on the target to handshake memory to/from the APB via the DMSEG address space.

The following is a probe sequence that implements Fastdata:

- Load fastdata program into memory (for example, 0x8000000), preferably into cache lines.
- Have debug code jump to the fastdata monitor (while remaining in debug mode).
- Fastdata runs in debug mode, reading from DMSEG and writing to the target.
- Probe now writes 32-bit values into the Data register, one at a time. The core debug hardware maintains PREADY=0 until the core has read the Data register and saved the value in system memory.
- Probe completes a set of downloaded values, then jumps back to a DMSEG location, at which time the probe takes control of core instruction execution, continuing debug-mode operation.

NOTE: In non-fastdata mode, the probe can access the PRAcc bit in the OCI CONTROL Register if needed. Any core instruction fetch or read/write to any address in DMSEG will assert the PRAcc bit and handshake a new DATA value with the probe.

# 9.2.6 OCI CONTROL Register (OCR)

The 32-bit OCI CONTROL Register (OCR) handles processor reset and soft reset indication, Debug Mode indication, access start, finish, size, and read/write indication. The OCR also:

- Controls debug vector location and indication of serviced processor accesses
- Allows a debug interrupt request
- Indicates processor low-power mode
- Allows implementation-dependent processor and peripheral resets

R/W register bits return their written value on a subsequent read, unless other behavior is defined. Internal synchronization ensures that a written value is updated for an immediate subsequent read.

When first attached, the probe must assert ProbTrap and ProbEn in the OCI CONTROL Register to control the core with a probe.

Figure 9.3 shows the format of the OCI CONTROL Register; Table 9.4 describes the OCI CONTROL register fields.

#### Figure 9.3 OCI CONTROL Register Format

31	30	29	28 2	4 23	22	21	20	19	18	17	16	15	14	13	12	11	4	3	2	1	0	
Rocc	Ps	Z	0	VPED	Doze	Halt	Per Rst	PRn W	Pr Acc	0	Pr Rst			ISAOn Debug	_	0		DM	SLEEP	DPD	BM	

**Table 9.4 OCI CONTROL Register Field Descriptions** 

Fie	elds						Deed/	
Name	Bits			Description	ı		Read / Write	Reset State
Rocc	31	Indicates if a	processor res	et or soft reset has o	occurred since the bi	t was cleared:	R/W0	1
			Encoding	Меа	aning			
			0	No reset occurred				
			1	Reset occurred				
		This bit mus Control regis	t be cleared to ster is not upda e same time. T	ated in the Update-I	ed. he reset was detected DR state unless Rocc sure correct handlin	e is 0 or writ-		
Psz	30:29	Indicates the Address regi	size of a pend ster:	rith the	R	Undefined		
			Encoding	32-bit Processor MIPS32/64=0	64-bit Processor MIPS32/64=1			
			0	Byte	Byte			
			1	Halfword	Halfword			
			2	Word	Word, 5-7 bytes			
			3	Triple	Triple, Double- word			
		This field is value is unde		en a processor acce	ss is pending; otherw	vise, the read		
VPED	23	whether the disabled and is either not	VPE is current the rest of the an MT core or	tly disabled. A valu Debug state is not v	it is a status bit that e of 1 indicates that valid. If this bit is 0, at is currently enable t to zero.	the VPE is the processor	R	0 for non-MT cores and 1 for MT cores
Doze	22	Indicates if t	he processor is	s in low-power mod	le:		R	0
			Encoding	Mea	aning			
			0	Processor is not in	low-power mode			
			1	Processor is in low	-power mode			
		dent low-pov	es Reduced Power modes.  nentation does	Î				

**Table 9.4 OCI CONTROL Register Field Descriptions (Continued)** 

Fie	lds					Deed/				
Name	Bits			Description		Read / Write	Reset State			
Halt	21	Indicates if the		R	0					
			Encoding	Meaning						
			0	Internal system bus clock is running						
			1	Internal system bus clock is stopped	-					
		system bus cl	Halt indicates WAIT, and other implementation-dependent events that stop the system bus clock.  If the implementation does not support a halt state, this bit always reads as 0.							
PerRst	PerRst 20 Controls the peripheral reset with implementation-dependent behavior:						0			
			Encoding	Meaning						
			0	No peripheral reset applied						
			1	Peripheral reset applied						
PRnW	19		ad-only (R) ar	back here. nd reads as zero if not implemented. a pending processor access:		R	Undefined			
			Encoding	Meaning						
			0	Read processor access, for a fetch/load access						
			1	Write processor access, for a store access						
		This value is	defined only	when a processor access is pending.						
PrAcc	18	Indicates a pe		sor access and controls finishing of a per	nding proces-	R/W0	0			
			Encoding	Meaning	]					
			0	No pending processor access						
			1	Pending processor access						
		This bit is set ware. If an A and even cha	PB cycle has							

**Table 9.4 OCI CONTROL Register Field Descriptions (Continued)** 

Fie	lds					Danil /			
Name	Bits			Description		Read / Write	Reset State		
PrRst	16	Controls the	processor rese	et with implementation-dependent behav	vior:	R/W	0		
			Encoding	Meaning					
			0	No processor reset applied					
			1	Processor reset applied					
		effective PrR If a reset occ for only som When this bi effect when i this bit, then takes effect. This bit is re							
ProbEn	15		ether the probe		ndles accesses to the dmseg segment through ser-				
			Encoding	Meaning			page 87		
			0	Probe will not serve processor accesses					
			1	Probe will service processor accesses					
		The ProbEn (DCR) bit 0 When this bithe DCR who to setting the Not all comb 4.7 "Debug When first at Debug Control							

**Table 9.4 OCI CONTROL Register Field Descriptions (Continued)** 

Fields  Name Bits						Dood /			
Name	Bits			Description		Read / Write	Reset State		
ProbTrap	14	Controls locati	on of the de	bug exception vector:		R/W	See Section		
		Encoding		Meaning			4.7 on page 87		
		0	See Section Processing	on 4.7 "Debug Exception 3".					
		1	0xFFFF F	FFF FF20 0200					
		When ProbTra Debug memory When this bit i processor when prior to setting Not all combin Section 4.7 on When first atta Debug Control							
ISAOnDe- bug	13		Determines the Instruction Set Architecture to be used on a debug exception when ProbTrap=1:						
		- E	Encoding	Meaning			field - 1 if only micro-		
			0	Use MIPS32/MIPS64 ISA			MIPS imple-		
			1	Use microMIPS ISA			mented; otherwise 0.		
				eturns 0 if microMIPS is not implemented only microMIPS is implemented.	d. This is bit				
DbgBrk	12	Requests a Det 1. The debug e mode at the tin The debug requested tow-power mode The read value through this bit	xception red ne of the red uest restarts de. indicates a	y in debug in a	R/W1	See Section 9.5 on page 234			
		E	Encoding	Meaning					
			0	No pending Debug Interrupt exception requested through this bit					
			1	Pending Debug Interrupt exception					
		The read value requests (for example This bit is clear	kample, thro						
DM	3	Indicates if the	processor i	s in Debug Mode:		R	0		
		E	Encoding	Meaning					
			0	Processor is not in Debug Mode					
			1	Processor is in Debug Mode					

**Table 9.4 OCI CONTROL Register Field Descriptions (Continued)** 

Fie	lds		Danil /	
Name	Bits	Description	Read / Write	Reset State
SLEEP	2	Indicates if the processor is in Sleep Mode:	R	0
		Encoding Meaning		
		0 CPU is fetching and executing instructions normally.		
		1 CPU has executed a Wait instruction		
DPD	1	The purpose of the bit is for a probe to sample to know if some functions are not accessible because the core is in sleep mode and for power consumption reasons, has turned off certain accesses. One function is DRSEG access; if Sleep=1, the probe will need to wake up the core by generating a debug interrupt before accessing DRSEG using APB accesses.  DisableProbeDebug. Reflects the state of the signal <i>EJ_DisableProbeDebug</i> and allows a probe to discover if probe debug her beginning to the signal and the state of the signal <i>EJ_DisableProbeDebug</i> and allows a probe to discover if probe debug her beginning to the signal and the state of the signal <i>EJ_DisableProbeDebug</i> and allows a probe to discover if probe debug her beginning to the signal <i>EJ_DisableProbeDebug</i> and allows a probe to discover if probe debug her beginning to the signal <i>EJ_DisableProbeDebug</i> and allows a probe to discover if probe debug her beginning to the signal <i>EJ_DisableProbeDebug</i> and allows a probe to discover if probe debug her beginning to the signal <i>EJ_DisableProbeDebug</i> and allows a probe to discover if probe debug her beginning to the signal <i>EJ_DisableProbeDebug</i> and allows a probe to discover if probe debug her beginning to the signal <i>EJ_DisableProbeDebug</i> and allows a probe to discover if probe and the signal <i>EJ_DisableProbeDebug</i> and	R	
		and allows a probe to discover if probe debug has been disabled.  Encoding Meaning		
		0 Probe not disabled		
		1 Probe disabled		
BM	0	Indicates processor mode of operation. If BOOTMODE is set to NORMAL and the core receives a warm reset, then DbgBrk, ProbTrap, and ProbEn are reset to 0. If BOOTMODE is set to DbgBOOT and the core receives a warm reset then DbgBrk, ProbTrap, and ProbEn are set to 1.	R/W	0
		Encoding Meaning		
		0 NORMAL		
		1 DbgBOOT		
		If the core receives a cold reset, DbgBrk, ProbTrap, and ProbEn are set to 0, regardless of the setting of this bit.		
0	28:24, 17, 13, 11:4,	Must be written as zeros; return zeros on reads.	0	0

# 9.2.7 DRSEG\_ADDR Register

DRSEG\_ADDR allows a probe to read or write drseg registers located in 0xFF300000 - 0xFF3FFFFF (word-only accesses). The probe first loads a value into DRSEG\_ADDR with the drseg address to be read from or written to. Then the probe reads from or writes to a 32-bit value to the DRSEG\_DATA register.

A[30:20] are ignored by a write. A[1:0] are always 0.

A[31] is used to determine if the register is auto-incrementing or not.

A[31] = 0 means DRSEG\_ADDR is not auto-incrementing

A[31] = 1 means DRSEG\_ADDR is auto-incrementing. Hardware increments the value by 4 (word granular) whenever a read or write occurs to DRSEG\_DATA. The purpose is to speed up the reading of iFlowtrace data. Once DRSEG\_ADDR is set and A[31]=1, successive reads of DRSEG\_DATA will read the next 32 bits of trace data. This will speed up the reading of trace data considerably.

# 9.2.8 DRSEG\_DATA Register

DRSEG\_DATA is a new register with a new function. It allows a probe to read or write drseg registers located in 0xFF300000 - 0xFF3FFFFF (word-only accesses). The probe must first load DRSEG\_ADDR with the drseg address to be read from or written to. Then the probe reads from or writes to a 32 bit value to this register.

It should be noted that the probe can now access the Debug Control Register (DCR), which is mapped to offset 0 of drseg - directly with an APB write to DRSEG ADDR with value 0 followed by a DRSEG DATA read or write.

# 9.2.9 PCSAMPLE Registers

There are two registers to be read for PCSAMPLE. Core hardware must do the following:

- When a read occurs from PCSAMPLE1 register, the lower 32 bits are put on the APB and the upper bits are stored in a temporary register.
- The next read must be from PCSAMPLE2 register where the hardware places the upper bits from the temporary register onto the APB.

Note that if only the PCSAMPLE1 bits are needed there is no reason to sample PCSAMPLE2.

The layout of the two registers is shown below.

#### Figure 9.4 PCSAMPLE1



#### Figure 9.5 PCSAMPLE2



Because PCSAMPLE is limited to two 32-bit registers. the following restrictions apply to the M6250 core:

- the DCR.PCSe turns all sampling off (0) or on (1) (no change)
- the DCR.DASe field determines execution (0) or data address (1) sampling. The reset value is 0. This is now PC address or data address sampling; one or the other but not both at the same time.

# 9.2.10 FDSTATUS and FDDATA Registers

There are two addressable registers, FDSTATUS and FDDATA, used by the probe to send and receive data to and from the core over the FDC. Note that TX and RX (transmit and receive) terms are relative to the core, so from the probe point of view the terms are opposite. From the APB perspective, Read and Write functions access different registers and do different operations.

#### Figure 9.6 FDSTATUS Debug Register

31	24	23 1	16	15	13	12	11	8	7	4	3	2	1	0	
	Tx_Count	Rx_Count		(	0	GenInt		ГхChan	R	xChan	RxE	RxF	TxE	TxF	

The four flag bits indicate the status of the transmit and receive FIFOs. The two that are of interest are:

- TxE: if 0, transmit FIFO is not empty so 1) the TxChan field is valid and 2) the FDDATA register contains transmitted data.
- RxF: if 0, receive FIFO is not full so if there is data to be sent to the target, the channel number can be written to the RxChan field and the 32 bits of data can be written to the FDDATA register.

#### FDSTATUS Read:

This register provides status of the Tx and Rx FIFOs and the channel number (TxChan) associated with a word transmitted from the target and channel number (RxChan) sent to the target by the probe. When FDC is active, i.e. supported by probe software to provide a "UART over JTAG", the FDSTATUS is polled to determine if there is transmitted data from the target and polled to determine if there is room to send data to the target.

Probe software could use the TxCount to know how many words of transmitted data are currently in the FIFO but the probe still has to read FDSTATUS to get the channel number associated with each FDDATA so there may not be much utility to using it.

#### **FDSTATUS Write**:

When the Receive FIFO is not full the probe can write an entry into it. This consists of 4 channel bits and 32 data bits. The 4 channel bits are written into the RxChan field of FDSTATUS first followed by a write to the FDDATA which cause the 4+32 bits to be written into the Receive FIFO.

The RxChan bits are sticky meaning if multiple words of data are being sent on the same channel (which will be common), the RxChan only has to be written once.

#### FDDATA READ:

If FDSTATUS. TxE = 0, the probe extracts the FDSTATUS. TxChan field from FDSTATUS, then reads FDDATA and passes the 32+4 bits to the host.

#### FDDATA Write:

If FDSTATUS.RxF = 0 and the host has data to send to the target, the probe can write another word of data to FDDATA. FDSTATUS.RxChan field must first be written with the channel being sent on, but only once if the channel stays the same.

# 9.3 CP0 Debug Registers

Four debug registers (*DEBUG*, *DEBUG*2, *DEPC*, and *DESAVE*) are included in the MIPS Coprocessor 0 (CP0) register set. The *DEBUG* and *DEBUG*2 registers show the cause of the debug exception and are used for setting up single-step operations. The *DEPC* (Debug Exception Program Counter) register holds the address on which the debug exception was taken, which is used to resume program execution after the debug operation finishes. Finally, the *DESAVE* (Debug Exception Save) register enables the saving of general-purpose registers used during execution of the debug exception handler. These registers are described in detail in Chapter 5, "CP0 Registers of the M6250 Core" on page 111. The M6250 also includes additional debug registers that provide status and control of debug operations. Those registers are described in the following section.

# 9.4 Debug Control Register (DCR) Register

The Debug Control Register (DCR) controls and provides information about debug issues, and is always provided with the CPU core. The register is memory-mapped in drseg at offset 0x0.

The DataBrk and InstBrk bits indicate if hardware breakpoints are included in the implementation, and debug software is expected to read hardware breakpoint registers for additional information.

Hardware and software interrupts are maskable for non-debug mode with the INTE bit, which works in addition to the other mechanisms for interrupt masking and enabling. NMI is maskable in non-debug mode with the NMIE bit, and a pending NMI is indicated through the NMIP bit.

The Control register is described in Figure 9.7 and Table 9.5

# Figure 9.7 DCR Register Format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
DbgBrk_Over ride	0	ENM	(	)	PCIM	0	DASQ	DASe	DAS		(	)		Data Brk	Inst Brk
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
IVM	DVM	0	PCRe	RD Vec	СВТ	PCS		PCR		PCSe	IntE	NMIE	NMI pend	0	Prob En

# **Table 9.5 DCR Register Field Descriptions**

Fields			Read /	Reset
Name	Bits	Description	Write	State
DbgBrk_Override	31	Override DbgBrk and DINT disable.	R/W	0
		Re-enable DbgBrk and DINT signal during boot.  Allows DbgBrk to be asserted by a probe (or assertion of DINT signal), resulting in a request for a Debug Interrupt exception from the processor. This provides a means of recovering the CPU from crash, hang, loop or low-power mode.  This feature can allow a Debug Executive to communicate with the probe over the Fast Debug Channel (FDC) and provides a host-based debugger the ability to query the target processor via Debug Executive commands, useful for determining cause of hang.	If not imple-mented, must be written as zero; return zeros on reads.	
		the Secure Debug feature is implemented.		
ENM	29	Endianess in which the processor is running in kernel and Debug Mode:  Encoding Meaning	R	0
		0 Little endian 1 Big endian		
PCIM	26	Configure PC Sampling to capture all executed addresses or only those that miss the instruction cache This feature is not supported and this bit will read as 0.	R/W	0
		Encoding Meaning  0 All PCs captured		
		0 All PCs captured 1 Capture only PCs that miss the cache.		
R	25	Reserved	R	0

**Table 9.5 DCR Register Field Descriptions (Continued)** 

Fields	<b>S</b>		Read /	Reset
Name	Bits	Description	Write	State
DASQ	24	Qualifies Data Address Sampling using a data breakpoint.	R/W	0
		Encoding Meaning		
		0 All data addresses are sampled		
		1 Sample matches of data breakpoint 0		
DASe	23	Enables Address Sampling.	R/W	0
		Encoding Meaning		
		0 Instruction Address sampling enabled.		
		1 Data Address sampling enabled.		
DAS	22	Indicates if the Data Address sampling is implemented.	R	Preset
		Encoding Meaning		
		0 Data Address Sampling not implemented		
		1 Data Address Sampling implemented		
DataBrk	17	Indicates if data hardware breakpoint is implemented:	R	Preset
		Encoding Meaning		
		0 No data hardware breakpoint implemented		
		1 Data hardware breakpoint implemented		
InstBrk	16	Indicates if instruction hardware breakpoint is implemented:	R	Preset
		Encoding Meaning		
		0 No instruction hardware breakpoint implemented		
		1 Instruction hardware breakpoint implemented		
IVM	15	Indicates if inverted data value match on data hardware breakpoints is implemented:	R	Preset
		Encoding Meaning		
		0 No inverted data value match on data		
		hardware breakpoints implemented		
		1 Inverted data value match on data hardware breakpoints implemented		

**Table 9.5 DCR Register Field Descriptions (Continued)** 

Field	s		Dood /	Donat
Name	Bits	Description	Read / Write	Reset State
DVM	14	Indicates if a data value store on a data value breakpoint match is implemented:	R	Preset
		Encoding Meaning		
		0 No data value store on a data value breakpoint match implemented 1 Data value store on a data value break-		
		point match implemented		
PCRe	12	PC Sampling rate extended. Values 1000 to 1100 map to values 2 <sup>13</sup> to 2 <sup>17</sup> cycles, respectively. That is, a PC sample is written out every 8192, 16,384, 32,768, 65,536, or 131,072 cycles respectively. Reserved values are 1101, 1110, and 1111. The external probe or software is allowed to set this value to the desired sample rate.	R/W	0
RDVec	11	Enables relocation of the debug exception vector. The value in the DebugVectorAddr register is used for Debug exceptions when ProbTrap=0,and RDVec=1.	R/W	0
CBT	10	Indicates if complex breakpoint block is implemented:	R	Preset
		Encoding Meaning		
		0 No complex breakpoint block implemented		
		1 Complex breakpoint block implemented		
PCS	9	Indicates if the PC Sampling feature is implemented.	R	Preset
		Encoding Meaning		
		0 No PC Sampling implemented		
		1 PC Sampling implemented		
PCR	8:6	PC Sampling rate. Values 000 to 111 map to values 2 <sup>5</sup> to 2 <sup>12</sup> cycles, respectively. That is, a PC sample is written out every 32, 64, 128, 256, 512, 1024, 2048, or 4096 cycles respectively. The external probe or software is allowed to set this value to the desired sample rate.	R/W	0
PCSe	5	If the PC sampling feature is implemented, then indicates whether PC sampling is initiated or not. That is, a value of 0 indicates that PC sampling is not enabled and when the bit value is 1, then PC sampling is enabled and the counters are operational.	R/W	0

**Table 9.5 DCR Register Field Descriptions (Continued)** 

Field	ls		Dood /	Donat
Name	Bits	Description	Read / Write	Reset State
IntE	4	Hardware and software interrupt enable for Non-Debug Mode, in conjunction with other disable mechanisms:	R/W	1
		Encoding Meaning		
		0 Interrupt disabled		
		1 Interrupt enabled depending on other enabling mechanisms		
NMIE	3	Non-Maskable Interrupt (NMI) enable for Non-Debug Mode:	R/W	1
		Encoding Meaning		
		0 NMI disabled		
		1 NMI enabled		
NMIpend	2	Indication for pending NMI:	R	0
		Encoding Meaning		
		0 No NMI pending		
		1 NMI pending		
ProbEn	0	Probe Enable. This bit reflects the ProbEn bit in the OCI CONTROL register:	R	Same value as ProbEn in OCR
		Encoding Meaning		
		0 No accesses to dmseg allowed		
		1 Accesses to dmseg by Debug probe services allowed		
0	30, 28:27, 25, 21:18, 13, 1	Must be written as zeros; return zeros on reads.	0	0

# 9.5 Hardware Breakpoints

There are several types of *simple* hardware breakpoints. These breakpoints stop the normal operation of the CPU and force the system into debug mode. There are two types of simple hardware breakpoints implemented in the M6250 core: Instruction breakpoints and Data breakpoints. Additionally, *complex* hardware breakpoints are included, which allow detection of more intricate sequences of events.

The M6250 core can be configured with the following breakpoint options:

- · No data or instruction
- Two data and four instruction breakpoints

• Four data and eight instruction breakpoints, with complex breakpoints

Instruction breakpoints match on instruction execution operations, and the breakpoint is set on the virtual address. Instruction breakpoints can also be made on the ASID value used by the MMU. A mask can be applied to the virtual address to set breakpoints on a range of instructions.

Data breakpoints match on load/store transactions, and the breakpoint is set on a set of virtual address and ASID values, with the same single address or address range as the Instruction breakpoint. Data breakpoints can be set on a load, a store, or both. Data breakpoints can also be set to match on the operand value of the load/store operation, with byte-granularity masking. Finally, masks can be applied to both the virtual address and the load/store value.

In addition, the M6250 core has a configurable feature to support data and instruction address-range triggered break-points, where a breakpoint can occur when a virtual address is either within or outside a pair of 32-bit addresses. Unlike the traditional address-mask control, address-range triggering is not restricted to a power-of-two boundary.

Complex breakpoints utilize the simple instruction and data breakpoints and break when combinations of events are seen. Complex break features include:

- Pass Counters Each time a matching condition is seen, a counter is decremented. The break or trigger will only be enabled when the counter has counted down to 0.
- Tuples A tuple is the pairing of an instruction and a data breakpoint. The tuple will match if both the virtual address of the load or store instruction matches the instruction breakpoint, and the data breakpoint of the resulting load or store address and optional data value matches.
- Priming This allows a breakpoint to be enabled only after other break conditions have been met. Also called sequential or armed triggering.
- Qualified This feature uses a data breakpoint to qualify when an instruction breakpoint can be taken. Once a load matches the data address and the data value, the instruction break will be enabled. If a load matches the address, but has mis-matching data, the instruction break will be disabled.

# 9.5.1 Data Breakpoints

Data breakpoints occur on load/store transactions. Breakpoints are set on virtual address and ASID values, similar to the Instruction breakpoint. Data breakpoints can be set on a load, a store, or both. Data breakpoints can also be set based on the value of the load/store operation. Finally, masks can be applied to both the virtual address and the load/store value.

Data breakpoints compare the transaction type (TYPE), which may be load or store, the virtual address of the transaction (ADDR), the ASID, accessed bytes (BYTELANE) and data value (DATA), with the registers for each data breakpoint including masking or qualification on the transaction properties. When a data breakpoint matches, a debug exception and/or a trigger is generated, and an internal bit in the data breakpoint registers is set to indicate that the match occurred. The match is precise in that the debug exception or trigger occurs on the instruction that caused the breakpoint to match.

## 9.5.2 Complex Breakpoints

The complex breakpoint unit utilizes the instruction and data breakpoint hardware and looks for more specific matching conditions. There are several different types of enabling that allow more exact breakpoint specification. Tuples add an additional condition to data breakpoints of requiring an instruction breakpoint on the same instructions. Pass counters are counters that decrement each time a matching breakpoint condition is taken. When the counter reaches 0, the break or trigger effect of the breakpoint is enabled. Priming allows a breakpoint to only be enabled when another trigger condition has been detected. Data qualification allows instruction breakpoints to only be enabled when a cor-

responding load data triggerpoint has matched both address and data. Data qualified breakpoints are also disabled if a load is executed that matches on the address portion of the triggerpoint, but has a mismatching data value. The complex breakpoint features can be combined to create very complex sequences to match on.

In addition to the breakpoint logic, the complex break unit also includes a Stopwatch Timer block. This counter can be used to measure time spent in various sections. It can either be free-running, or it can be set up to start and stop counting based on a trigger from instruction breakpoints.

## 9.5.3 Conditions for Matching Breakpoints

A number of conditions must be fulfilled in order for a breakpoint to match on an executed instruction or a data transaction, and the conditions for matching instruction and data breakpoints are described below. The breakpoints only match for instructions executed in non-debug mode, thus never on instructions executed in debug mode.

The match of an enabled breakpoint can either generate a debug exception or a trigger indication. The *BE* and/or *TE* bits in the *IBCn* or *DBCn* registers are used to enable the breakpoints.

Debug software should not configure breakpoints to compare on an ASID value unless a TLB is present in the implementation.

#### 9.5.3.1 Conditions for Matching Instruction Breakpoints

There are two methods for matching conditions, Equality and Mask, or Address Range.

#### Equality and Mask

When an instruction breakpoint is enabled, that breakpoint is evaluated for the address of every executed instruction in non-debug mode, including execution of instructions at an address causing an address error on an instruction fetch. The breakpoint is not evaluated on instructions from a speculative fetch or execution, nor for addresses which are unaligned with an executed instruction.

A breakpoint match depends on the virtual address of the executed instruction (PC) which can be masked at bit level, and match also can include an optional compare of ASID value. The registers for each instruction breakpoint have the values and mask used in the compare, and the equation that determines the match is shown below in C-like notation.

The match indication for instruction breakpoints is always precise, i.e. indicated on the instruction causing the IB match to be true.

#### Address Range

Cores may optionally support the address range triggered instruction breakpoints. When this feature is configured, the following changes are made to the instruction breakpoint registers:

- *IBAn*: represents the upper limit of a address range boundary
- *IBMn*: represents the lower limit of the address range boundary

In addition, the following bits must be supported:

*IBCn[6].hwarts*: a preset value of 1 indicates that the address range triggered instruction breakpoint feature is supported for this particular instruction breakpoint channel. This bit is read-only.

*IBCn*[5].excl: a value of 0 indicates that the breakpoint will match for addresses inclusive (within) the range defined by *IBMn* and *IBAn*. A value of 1 indicates that the breakpoint will match for addresses exclusive (outside) to the range defined by *IBMn* and *IBAn*. This bit is writeable.

*IBCn[4].hwart*: a value of 0 indicates that the breakpoint will match using the "Equality and Mask" equation as found in Section 9.5.3.1 "Conditions for Matching Instruction Breakpoints". A value of 1 indicates that the breakpoint will match using address ranges using the equation below:

Or if microMIPS is supported:

Also note that addresses that overlap a boundary is considered for both exclusive and inclusive breakpoint matches.

#### 9.5.3.2 Conditions for Matching Data Breakpoints

There are two methods for matching conditions, namely 1) by Equality and Mask or 2) by Address Range:

#### Equality and Mask

When a data breakpoint is enabled, that breakpoint is evaluated for every data transaction due to a load/store instruction executed in non-debug mode, including load/store for coprocessor, and transactions causing an address error on data access. The breakpoint is not evaluated due to a PREF instruction or other transactions which are not part of explicit load/store transactions in the execution flow, nor for addresses which are not the explicit load/store source or destination address.

A breakpoint match depends on the transaction type (TYPE) as load or store, the address, and optionally the data value of a transaction. The registers for each data breakpoint have the values and mask used in the compare, and the equation that determines the match is shown below in C-like notation.

The overall match equation is the DB\_match.

```
DB_match =
```

```
( ( ( TYPE == load ) && ! DBCn_{NoLB} ) || ( ( TYPE == store ) && ! DBCn_{NoSB} ) ) && DB_addr_match && ( DB_no_value\_compare || DB_value\_match )
```

The match on the address part, DB\_addr\_match, depends on the virtual address of the transaction (ADDR), the ASID value, and the accessed bytes (BYTELANE) where BYTELANE[0] is 1 only if the byte at bits [7:0] on the bus is accessed, and BYTELANE[1] is 1 only if the byte at bits [15:8] is accessed, etc. The DB\_addr\_match is shown below.

The size of *DBCn*<sub>BAI</sub> and BYTELANE is 4 bits.

Data value compare is included in the match condition for the data breakpoint depending on the bytes (BYTELANE as described above) accessed by the transaction, and the contents of breakpoint registers. The DB\_no\_value\_compare is shown below.

```
\label{eq:def_DBCnbl} \begin{split} \text{DB}_{\text{no}}\text{-value\_compare =} \\ & ( <all 1's> == ( \ \text{DBCn}_{\text{BLM}} \ | \ \text{DBCn}_{\text{BAI}} \ | \ \sim \ \text{BYTELANE} \ ) \ ) \end{split}
```

The size of  $DBCn_{BLM}$ ,  $DBCn_{BAI}$  and BYTELANE is 4 bits.

In case a data value compare is required, DB\_no\_value\_compare is false, then the data value from the data bus (DATA) is compared and masked with the registers for the data breakpoint. The *DBCIVM* bit inverts the sense of the match - if set, the value match term will be high if the data value is not the same as the data in the *DBVn* register. The endianess is not considered in these match equations for value, as the compare uses the data bus value directly, thus debug software is responsible for setup of the breakpoint corresponding with endianess.

The match for a data breakpoint is always precise, since the match expression is fully evaluated at the time the load/store instruction is executed. A true DB\_match can thereby be indicated on the very same instruction causing the DB match to be true.

#### Address Range

Cores may optionally support the address range triggered data breakpoints. When this feature is configured, the following changes are made to the data breakpoint registers:

- DBAn: represents the upper limit of a address range boundary
- DBMn: represents the lower limit of the address range boundary

In addition, the following bits must be supported:

DBCn[10].hwarts: a preset value of 1 indicates that the address range triggered data breakpoint feature is supported for this particular data breakpoint channel. This bit is read-only.

DBCn[9].exc: a value of 0 indicates that the breakpoint will match for addresses inclusive (within) the range defined by DBMn and DBAn. A value of 1 indicates that the breakpoint will match for addresses exclusive (outside) to the range defined by DBMn and DBAn. This bit is writeable.

DBCn[8].hwart: a value of 0 indicates that the breakpoint will match using the "Equality and Mask" equation as found in Section 9.5.3.2 "Conditions for Matching Data Breakpoints". A value of 1 indicates that the breakpoint will match using address ranges using the equation below:

When address range triggered data breakpoints is enabled, *DBCn.BLM*[3:0] must be set to 4'b1111 because value matching is not supported with this feature. Addresses that overlap a boundary is considered for both exclusive and inclusive breakpoint matches.

# 9.5.4 Debug Exceptions from Breakpoints

Instruction and data breakpoints may be set up to generate a debug exception when the match condition is true, as described below.

#### 9.5.4.1 Debug Exception by Instruction Breakpoint

If the breakpoint is enabled by BE bit in the IBCn register, then a debug instruction break exception occurs if the IB\_match equation is true. The corresponding BS[n] bit in the IBS register is set when the breakpoint generates the debug exception.

The debug instruction break exception is always precise, so the *DEPC* register and *DBD* bit in the *Debug* register point to the instruction that caused the IB\_match equation to be true.

The instruction receiving the debug exception does not update any registers due to the instruction, nor does any load or store by that instruction occur. Thus a debug exception from a data breakpoint can not occur for instructions receiving a debug instruction break exception.

The debug handler usually returns to the instruction causing the debug instruction break exception, whereby the instruction is executed. Debug software is responsible for disabling the breakpoint when returning to the instruction, otherwise the debug instruction break exception reoccurs.

#### 9.5.4.2 Debug Exception by Data Breakpoint

If the breakpoint is enabled by BE bit in the DBCn register, then a debug exception occurs when the DB\_match condition is true. The corresponding BS[n] bit in the DBS register is set when the breakpoint generates the debug exception.

A debug data break exception occurs when a data breakpoint indicates a match. In this case the *DEPC* register and *DBD* bit in the *Debug* register points to the instruction that caused the DB match equation to be true.

The instruction causing the debug data break exception does not update any registers due to the instruction, and the following applies to the load or store transaction causing the debug exception:

- A store transaction is not allowed to complete the store to the memory system.
- A load transaction with no data value compare, i.e., where the DB\_no\_value\_compare is true for the match, is not allowed to complete the load.
- A load transaction for a breakpoint with data value compare must occur from the memory system, since the value is required in order to evaluate the breakpoint.

The result of this is that the load or store instruction causing the debug data break exception appears as not executed, with the exception that a load from the memory system does occur for a breakpoint with data value compare, but the register file is not updated by the load.

If both data breakpoints without and with data value compare would match the same transaction and generate a debug exception, then the following rules apply with respect to updating the BS[n] bits.

- On both a load and store the BS[n] bits are required to be set for all matching breakpoints without a data value compare.
- On a store the BS[n] bits are allowed but not required to be set for all matching breakpoints with a data value compare, but either all or none of the BS[n] bits must be set for these breakpoints.
- On a load then none of the BS[n] bits for breakpoints with data value compare are allowed to be set, since the load is not allowed to occur due to the debug exception from a breakpoint without a data value compare, and a valid data value is therefore not returned.

Any BS[n] bit set prior to the match and debug exception are kept set, since BS[n] bits are only cleared by debug software.

The debug handler usually returns to the instruction causing the debug data break exception, whereby the instruction is re-executed. This re-execution may result in a repeated load from system memory, since the load may have occurred previously in order to evaluate the breakpoint as described above. I/O devices with side effects on loads may not be re-accessible without changing the system behavior. The Load Data Value register was introduced to capture the value that was read and allow debug software to synthesize the load instruction without re-accessing memory. Debug software is responsible for disabling breakpoints when returning to the instruction, otherwise the debug data break exception will reoccur.

# 9.5.5 Breakpoint Used as Triggerpoint

Both instruction and data hardware breakpoints can be setup by software so that a matching breakpoint does not generate a debug exception, but only an indication through the BS[n] bit. The TE bit in the IBCn or DBCn register con-

trols if an instruction or data breakpoint is used as a so-called triggerpoint. The triggerpoints are, like breakpoints, only compared for instructions executed in non-debug mode.

The BS[n] bit in the IBS or DBS register is set when the respective IB\_match or DB\_match bit is true.

The triggerpoint feature can be used to start and stop tracing.

# 9.5.6 Instruction Breakpoint Registers

The registers for instruction breakpoints are described below. These registers have implementation information and are used to set up the instruction breakpoints. All registers are in drseg, and the addresses are shown in Table 9.6.

Table 9.6 Addresses for Instruction Breakpoint Registers

Offset in drseg	Register Mnemonic	Register Name and Description
0x1000	IBS	Instruction Breakpoint Status
0x1100 + n * 0x100	IBAn	Instruction Breakpoint Address n
0x1108 + n * 0x100	IBMn	Instruction Breakpoint Address Mask n
0x1110 + n * 0x100	IBASIDn	Instruction Breakpoint ASID n
0x1118 + n * 0x100	IBCn	Instruction Breakpoint Control n
0x1120 + n * 0x100	IBCCn	Instruction Breakpoint Complex Control n
0x1128 + n * 0x100	IBPCn	Instruction Breakpoint Pass Counter n
n is breakpoint number in range	e 0 to 5 (or 3 or 1	, depending on the implemented hardware)

An example of some of the registers; IBA0 is at offset 0x1100 and IBC2 is at offset 0x1318.

## 9.5.6.1 Instruction Breakpoint Status (IBS) Register (0x1000)

The Instruction Breakpoint Status (IBS) register holds implementation and status information about the instruction breakpoints. This register is required only if instruction breakpoints are implemented.

Figure 9.8 IBS Register Format



**Table 9.7 IBS Register Field Descriptions** 

Fiel	lds		Read/Wr	
Name	Bit(s)	Description	ite	Reset State
Res	31	Must be written as zero; returns zero on read.	R	0
ASIDsup	30	Indicates that ASID compare is supported in instruction breakpoints.  0: No ASID compare.  1: ASID compare ( <sub>IBASIDn</sub> register implemented).	R	1
Res	29:28	Must be written as zero; returns zero on read.	R	0

Table 9.7	<b>IBS</b>	Register	<b>Field</b>	<b>Descriptions</b>
-----------	------------	----------	--------------	---------------------


Fie	lds		Read/Wr	
Name	Bit(s)	Description	ite	Reset State
BCN	27:24	Number of instruction breakpoints implemented.	R	0, 2, 4, 6 or 8 <sup>a</sup>
Res	23:8	Must be written as zero; returns zero on read.	R	0
BS	7:0	Break status for breakpoint n is at BS[n], with n from 0 to 7 <sup>b</sup> . The bit is set to 1 when the condition for the corresponding breakpoint has matched and IBCnTE or IBCnBE are set	R/W	Undefined

<sup>[</sup>a] Based on actual hardware implemented.

#### 9.5.6.2 Instruction Breakpoint Address n (IBAn) Register (0x1100 + n \* 0x100)

The Instruction Breakpoint Address n (IBAn) register has the address used in the condition for instruction breakpoint *n*. This register is required only if instruction breakpoints are implemented.

Figure 9.9 IBAn Register Format



#### **Table 9.8 IBAn Register Field Descriptions**

Fie	lds		Read/W		
Name	Bit(s)	Description	rite	Reset State	
IBA	31:0	Instruction breakpoint address for condition.	R/W	Undefined	

## 9.5.6.3 Instruction Breakpoint Address Mask n (IBMn) Register (0x1108 + n\*0x100)

The Instruction Breakpoint Address Mask n (IBMn) register has the mask for the address compare used in the condition for instruction breakpoint n. A 1 indicates that the corresponding address bit will not be considered in the match. A mask value of all 0's would require an exact address match, while a mask value of all 1's would match on any address. This register is required only if instruction breakpoints are implemented.

#### Figure 9.10 IBMn Register Format



<sup>[</sup>b] In case of fewer than 8 Instruction breakpoints the upper bits become reserved.

**Table 9.9 IBMn Register Field Descriptions** 

Fie	lds			Read/W	
Name	Bit(s)		Description		Reset State
IBM	31:0	Instruction b	reakpoint address mask for condition:	R/W	Undefined
		Encoding	Meaning		
		0	Corresponding address bit not masked.		
		1	Corresponding address bit masked.		

#### 9.5.6.4 Instruction Breakpoint ASID n (IBASIDn) Register (0x1110 + n\*0x100)

The Instruction Breakpoint ASID n (IBASIDn) register has the ASID value used in the compare for instruction breakpoint n. The number of bits in the ASID field is 8, to match the ASID size in the TLB. This register is required only if instruction breakpoints are implemented.

Figure 9.11 IBASIDn Register Format



## **Table 9.10 IBASIDn Register Field Descriptions**

Fie	lds		Read/Wr	
Name	Bit(s)	Description	ite	Reset State
Res	31:8	Must be written as zero; returns zero on read.	R	0
ASID	7:0	Instruction breakpoint ASID value for a compare.	R/W	Undefined

# 9.5.6.5 Instruction Breakpoint Control n (IBCn) Register (0x1118 + n\*0x100)

The Instruction Breakpoint Control n (IBCn) register controls the setup of instruction breakpoint *n*. This register is required only if instruction breakpoints are implemented.

#### Figure 9.12 IBCn Register Format



# **Table 9.11 IBCn Register Field Descriptions**

Fiel	ds			
Name	Bits	Description	Read/Write	Reset State
Res	31:24	Must be written as zero; returns zero on read.	R	0

**Table 9.11 IBCn Register Field Descriptions** 

Field	ds				
Name	Bits		Description	Read/Write	Reset State
ASIDuse	23	Use ASID valu	e in compare for instruction breakpoint n:	R/W	Undefined
		Encoding	Meaning		
		0	Don't use ASID value in compare		
		1	Use ASID value in compare		
Res	22:7	Must be written	n as zero; returns zero on read.	R	0
hwarts	6	gered instruction	of 1 indicates that the address- range trig- on breakpoint feature is supported for this action breakpoint channel.	R	Preset
excl	5	addresses within <i>IBMn</i> and <i>IBA</i> point will mate	dicates that the breakpoint will match for in (inclusive of) the range defined by n. A value of 1 indicates that the breakh for addresses outside (exclusive to) the by IBMn and IBAn.	R/W	0
hwart	4	using the "Equiunder 9.5.3.1" Breakpoints". A value of 1 in using the "Add	dicates that the breakpoint will match ality and Mask" equation as found section 'Conditions for Matching Instruction dicates that the breakpoint will match ress Range" equation in section itions for Matching Instruction	R/W	0
Res	3	Must be written	n as zero; returns zero on read.	R	0
TE	2	Use instruction	breakpoint n as triggerpoint:	R/W	0
		Encoding	Meaning		
		0	Don't use it as triggerpoint		
		1	Use it as triggerpoint		
Res	1	Must be written	n as zero; returns zero on read.	R	0
BE	0	Use instruction	breakpoint n as breakpoint:	R/W	0
		Encoding	Meaning		
		0	Don't use it as breakpoint		
		1	Use it as breakpoint		

## 9.5.6.6 Instruction Breakpoint Complex Control n (IBCCn) Register (0x1120 + n\*0x100)

The Instruction Breakpoint Complex Control n (IBCCn) register controls the complex break conditions for instruction breakpoint n. This register is required only if complex breakpoints are implemented and only for implemented instruction breakpoints.

#### Figure 9.13 IBCCn Register Format



## **Table 9.12 IBCCn Register Field Descriptions**

Field	ds			
Name	Bits	Description	Read/Write	Reset State
Res	31:14, 3:0	Must be written as zero; returns zero on read.	R	0
PrCnd	13:12	Upper bits of priming condition for instruction breakpoint n. The M6250 core only supports 4 priming conditions, so the upper 2 bits are read as 0.	R	0
PrCnd	11:10	Priming condition for instruction breakpoint n. 00 - Bypass, no priming needed Other - Varies depending on the break number; refer to Table 9.14 for mapping.	R/W	0
CBE	9	Complex Break Enable. Enables this breakpoint for use in a complex sequence as a priming condition for another breakpoint, to start or stop the stopwatch timer, or as part of a tuple breakpoint.	R/W	0
DBrkNum	8:5	Indicates which data breakpoint channel is used to qualify this instruction breakpoint.	R	6I/2D Complex Breakpoint Configuration: IBCC02 - 0 IBCC36 - 1  8I/4D Complex Breakpoint Configuration: IBCC01 - 0 IBCC23 - 1 IBCC45 - 2 IBCC67 - 3
Q	4	Qualify this breakpoint based on the data breakpoint indicated in <i>DBrkNum</i> .  0 - Not dependent on qualification  1 - Breakpoint must be qualified to be taken	R/W	0

# 9.5.6.7 Instruction Breakpoint Pass Counter n (IBPCn) Register (0x1128 + n\*0x100)

The Instruction Breakpoint Pass Counter n (IBPCn) register controls the pass counter associated with instruction breakpoint *n*. This register is required only if complex breakpoints are implemented and only for implemented instruction breakpoints.

If complex breakpoints are implemented, there will be an 8b pass counter for each of the instruction breakpoints on the M6250 core.

Figure 9.14 IBPCn Register Format



**Table 9.13 IBPCn Register Field Descriptions** 

Fields				
Name	Bits	Description	Read/Write	Reset State
0	31:8	Ignored on write, returns zero on read.	R	0
PassCnt	7:0	Prevents a break/trigger action until the matching conditions on breakpoint n have been seen this number of times.  Each time the matching condition is seen, this value will be decremented by 1. When the value reaches 0, subsequent matches will cause a break or trigger as requested and the counter will stay at 0.  The break or trigger action is imprecise if the <i>PassCnt</i> register was last written to a non-zero value. It will remain imprecise until this register is written to 0 by software.  The instruction pass counter should not be set on instruction breakpoints that are being used as part of a tuple breakpoint.	R/W	0

# 9.5.7 Data Breakpoint Registers

The registers for data breakpoints are described below. These registers have implementation information and are used the setup the data breakpoints. All registers are in drseg, and the addresses are shown in Table 9.14.

**Table 9.14 Addresses for Data Breakpoint Registers** 

Offset in drseg	Register Mnemonic	Register Name and Description				
0x2000	DBS	Data Breakpoint Status				
0x2100 + 0x100 * n	DBAn	Data Breakpoint Address n				
0x2108 + 0x100 * n	DBMn	Data Breakpoint Address Mask n				
0x2110 + 0x100 * n	DBASIDn	Data Breakpoint ASID n				
0x2118 + 0x100 * n	DBCn	Data Breakpoint Control n				
0x2120 + 0x100 * n	DBVn	Data Breakpoint Value n				
0x2128 + 0x100 * n	DBCCn	Data Breakpoint Complex Control n				
0x2130 + 0x100 * n	DBPCn	Data Breakpoint Pass Counter n				
0x2ff0 DVM Data Value Match Register						
n is breakpoint number as 0, 1, 2 or 3 (or just 0, depending on the implemented hardware)						

An example of some of the registers; DBM0 is at offset 0x2108 and DBV1 is at offset 0x2220.

#### 9.5.7.1 Data Breakpoint Status (DBS) Register (0x2000)

The Data Breakpoint Status (DBS) register holds implementation and status information about the data breakpoints. This register is required only if data breakpoints are implemented.

The ASIDsup field indicates whether ASID compares are supported.

#### Figure 9.15 DBS Register Format

31	30	29 28	27 24	23 2	1 0	
Res	ASIDsup	Res	BCN	Res	BS	

## **Table 9.15 DBS Register Field Descriptions**

Fields			Read/Wr	
Name	Bit(s)	Description	ite	Reset State
Res	31	Must be written as zero; returns zero on read.	R	0
ASID	30	Indicates that ASID compares are supported in data breakpoints. 0: Not supported 1: Supported	R	1
Res	29:28	Must be written as zero; returns zero on read.	R	0
BCN	27:24	Number of data breakpoints implemented.	R	4, 2, 1 or 0 <sup>a</sup>
Res	23:4	Must be written as zero; returns zero on read.	R	0
BS	3:0	Break status for breakpoint n is at <i>BS[n]</i> , with n from 0 to 1 <sup>b</sup> . The bit is set to 1 when the condition for the corresponding breakpoint has matched.	R/W0	Undefined

<sup>[</sup>b] In case of only 1 data breakpoint bit 1 become reserved.

#### 9.5.7.2 Data Breakpoint Address n (DBAn) Register (0x2100 + 0x100 \* n)

The Data Breakpoint Address n (DBAn) register has the address used in the condition for data breakpoint *n*. This register is required only if data breakpoints are implemented.

Figure 9.16 DBAn Register Format



## **Table 9.16 DBAn Register Field Descriptions**

Fields				
Name	Bit(s)	Description	rite	Reset State
DBA	31:0	Data breakpoint address for condition.	R/W	Undefined

#### 9.5.7.3 Data Breakpoint Address Mask n (DBMn) Register (0x2108 + 0x100 \* n)

The Data Breakpoint Address Mask n (DBMn) register has the mask for the address compare used in the condition for data breakpoint n. A 1 indicates that the corresponding address bit will not be considered in the match. A mask value of all 0's would require an exact address match, while a mask value of all 1's would match on any address. This register is required only if data breakpoints are implemented.

Figure 9.17 DBMn Register Format



#### Table 9.17 DBMn Register Field Descriptions

Fields Name Bit(s)			Read/W	
		Description	rite	Reset State
DBM	31:0	Data breakpoint address mask for condition: 0: Corresponding address bit not masked 1: Corresponding address bit masked	R/W	Undefined

# 9.5.7.4 Data Breakpoint ASID n (DBASIDn) Register (0x2110 + 0x100 \* n)

The Data Breakpoint ASID n (DBASIDn) register has the ASID value used in the compare for data breakpoint n. This register is required only if data breakpoints are implemented.

#### Figure 9.18 DBASIDn Register Format




## **Table 9.18 DBASIDn Register Field Descriptions**

Fields			Read/Wr		
Name	Bit(s)	Description		Reset State	
Res	31:8	Must be written as zero; returns zero on read.	R	0	
ASID	7:0	Data breakpoint ASID value for compares.	R/W	Undefined	

#### 9.5.7.5 Data Breakpoint Control n (DBCn) Register (0x2118 + 0x100 \* n)

The Data Breakpoint Control n (DBCn) register controls the setup of data breakpoint n. This register is required only if data breakpoints are implemented.

#### Figure 9.19 DBCn Register Format



**Table 9.19 DBCn Register Field Descriptions** 

Fiel	ds			
Name	Bits	Description	Read/Write	Reset State
Res	31:24	Must be written as zero; returns zero on reads.	R	0
ASIDuse	23	Use ASID value in compare for data breakpoint n:	R/W	Undefined
		Encoding Meaning		
		0 Don't use ASID value in compare		
		1 Use ASID value in compare		
Res	22:18	Must be written as zero; returns zero on reads.	R	0
BAI	17:14	Byte access ignore controls ignore of access to a specific	R/W	Undefined
		byte. BAI[0] ignores access to byte at bits [7:0] of the data bus, BAI[1] ignores access to byte at bits [15:8], etc.		
		Encoding Meaning		
		0 Condition depends on access to corre-		
		sponding byte		
		1 Access for corresponding byte is		
		ignored		
NoSB	13	Controls if condition for data breakpoint is not fulfilled	R/W	Undefined
		on a store transaction:		
		Encoding Meaning		
		0 Condition may be fulfilled on store transaction		
		1 Condition is never fulfilled on store		
		transaction		
NoLB	12	Controls if condition for data breakpoint is not fulfilled on a load transaction:	R/W	Undefined
		Encoding Meaning		
		0 Condition may be fulfilled on load		
		transaction		
		1 Condition is never fulfilled on load		
		transaction		
Res	11	Must be written as zero; returns zero on reads.	R	0
hwarts	10	A preset value of 1 indicates that the address range trig-	R	Preset
		gered data breakpoint feature is supported for this particular data breakpoint channel.		
excl	9	A value of 0 indicates that the breakpoint will match for	R/W	0
		addresses inclusive (within) the range defined by DBMn		
		and <i>DBAn</i> . A value of 1 indicates that the breakpoint will match for addresses exclusive (outside) of the		
		range defined by <i>DBMn</i> and <i>DBAn</i> .		


Table 9.19 DBCn Register Field Descriptions (Continued)

Fie	lds				
Name	Bits		Description	Read/Write	Reset State
hwart	8	using the "Equ tion under 9.5. Breakpoints". A value of 1 in using the "Add	ndicates that the breakpoint will match nality and Mask" equation as found sec- 3.2 "Conditions for Matching Data andicates that the breakpoint will match dress Range" equation in section litions for Matching Data Breakpoints"	R/W	0
BLM	7:4	BLM[0] masks	k for value compare on data breakpoint. by byte at bits [7:0] of the data bus, <i>BLM[1]</i> bits [15:8], etc.:	R/W	Undefined
		Encoding	Meaning		
		0	Compare corresponding byte lane		
		1	Mask corresponding byte lane		
Res	3	Must be writte	en as zero; returns zero on reads.	R	0
TE	2	Use data break	xpoint n as triggerpoint:	R/W	0
		Encoding	Meaning		
		0	Don't use it as triggerpoint		
		1	Use it as triggerpoint		
IVM	1	will be inverte	fatch. When set, the data value compare d. i.e., a break or trigger will be taken if not match the specified value	R/W	0
BE	0	Use data break	xpoint n as breakpoint:	R/W	0
		Encoding	Meaning		
		0	Don't use it as breakpoint		
		1	Use it as breakpoint		

## 9.5.7.6 Data Breakpoint Value n (DBVn) Register (0x2120 + 0x100 \* n)

The Data Breakpoint Value n (DBVn) register has the value used in the condition for data breakpoint n. This register is required only if data breakpoints are implemented.

Figure 9.20 DBVn Register Format




# **Table 9.20 DBVn Register Field Descriptions**

Fields		Read/Wr			
Name	Bit(s)	Description	ite	Reset State	
DBV	31:0	Data breakpoint value for condition.	R/W	Undefined	

# 9.5.7.7 Data Breakpoint Complex Control n (DBCCn) Register (0x2128 + n\*0x100)

The Data Breakpoint Complex Control n (DBCCn) register controls the complex break conditions for data breakpoint n. This register is required only if complex breakpoints are implemented and only for implemented data breakpoints.

## Figure 9.21 DBCCn Register Format



## **Table 9.21 DBCCn Register Field Descriptions**

Fields					
Name	Bits	Description	Read/Write	Reset State	
Res	31:20, 14, 3:0	Must be written as zero; returns zero on read.	R	0	
TIBrkNum	19:16	Tuple Instruction Break Number. Indicates which instruction breakpoint will be paired with this data breakpoint to form a tuple breakpoint.	R	6I/2D Complex Breakpoint Configuration:	
TUP	15	Tuple Enable. Qualify this data breakpoint with a match on the TIBrkNum instruction breakpoint on the same instruction.	R/W	0	
PrCnd	13:12	Upper bits of priming condition for D breakpoint n. M6250 only supports 4 priming conditions so the upper 2 bits are read only as 0.	R	0	
PrCnd	11:10	Priming condition for D Breakpoint n. 00 - Bypass, no priming needed Other - Varies depending on the break number, refer to Table 9.24 for mapping.	R/W	0	
CBE	9	Complex Break Enable - enables this breakpoint for use as a priming or qualifying condition for another breakpoint.	R/W	0	
DQBrkNum	8:5	Indicates which data breakpoint channel is used to qualify this data breakpoint.  Data qualification of data breakpoints is not supported on the M6250 core and this field will read as 0 and cannot be written.	R	0	
DQ	4	Qualify this breakpoint based on the data breakpoint indicated in <i>DBrkNum</i> .  Data qualification of data breakpoints is not supported on the M6250 core and this field will read as 0 and cannot be written.	R	0	

#### 9.5.7.8 Data Breakpoint Pass Counter n (DBPCn) Register (0x2130 + n\*0x100)

The *Data Breakpoint Pass Counter n (DBPCn)* register controls the pass counter associated with data breakpoint n. This register is required only if complex breakpoints are implemented and only for implemented data breakpoints.

If complex breakpoints are implemented, there will be an 16b pass counter for each of the data breakpoints on the M6250 core.

#### Figure 9.22 DBPCn Register Format




## **Table 9.22 DBPCn Register Field Descriptions**

Fields				
Name	Bits	Description	Read/Write	Reset State
0	31:16	Ignored on write, returns zero on read.	R	0
PassCnt	15:0	Prevents a break/trigger action until the matching conditions on data breakpoint n have been seen this number of times.  Each time the matching condition is seen, this value will be decremented by 1. When the value reaches 0, subsequent matches will cause a break or trigger as requested and the counter will stay at 0.  The break or trigger action is imprecise if the <i>PassCnt</i> register was last written to a non-zero value. It will remain imprecise until this register is written to 0 by software.	R/W	0

# 9.5.7.9 Data Value Match (DVM) Register (0x2ffo)

The Data Value Match (DVM) register captures the data value of a load that takes a precise data value breakpoint. This allows debug software to synthesize the load instruction without re-executing it in case it is to a system register that has destructive reads. This register is required only if data breakpoints are implemented.

#### Figure 9.23 DVM Register Format



#### **Table 9.23 DVM Register Field Descriptions**

Fields		F		
Name	Bit(s)	Description	rite	Reset State
LDV	31:0	Load data value for the last precise load data value breakpoint taken.	R	Undefined

# 9.5.8 Complex Breakpoint Registers

The registers for complex breakpoints are described Table 9.24. These registers have implementation information and are used to setup the data breakpoints. All registers are in drseg.


**Table 9.24 Addresses for Complex Breakpoint Registers** 

Offset in drseg	Register Mnemonic	Register Name and Description			
0x1120 + 0x100 * n	IBCCn	Instruction Breakpoint Complex Control n - described above with instruction breakpoint registers			
0x1128 + 0x100 * n	IBPCn	Instruction Breakpoint Pass Counter n - described above with instruction breakpoint registers			
0x2128 + 0x100 * n	DBCCn	Data Breakpoint Complex Control n - described above with data breakpoint registers			
0x2130 + 0x100 * n	DBPCn	Data Breakpoint Pass Counter n - described above with data breakpoint registers			
0x8000	CBTControl	Complex Break and Triggerpoint Control - indicates which of the complex breakpoint features are implemented			
0x8300 + 0x20 * n	PrCndAIn	Prime Condition Register A for Instruction breakpoint n			
0x84e0 + 0x20 * n	PrCndADn	Prime Condition Register A for Data breakpoint n			
0x8900	STCtl	Stopwatch Timer Control			
0x8908	STCnt	Stopwatch Timer Count			
is breakpoint number from 0 to 7 (range dependent on implemented hardware)					

### 9.5.8.1 Complex Break and Trigger Control (CBTC) Register (0x8000)

The *CBTC* register contains configuration bits that indicate which features of complex break are implemented as well as a control bit for the stopwatch timer. On the M6250 core, if complex break is implemented, all of the separate features will be present. This register is required only if complex breakpoints are implemented.

Figure 9.24 CBTC Register Format



**Table 9.25 CBTC Register Field Descriptions** 

Fiel	ds			
Name	Bits	Description	Read/Write	Reset State
Res	31:9, 7:5	Reserved	R	0
STMode	8	Stopwatch Timer Mode: controls whether the stopwatch timer is free-running or controlled by triggerpoints: 0 - free-running 1 - started and stopped by instruction triggers	R/W	1

**Table 9.25 CBTC Register Field Descriptions (Continued)** 

Fields				
Name	Bits	Description	Read/Write	Reset State
STP	4	Stopwatch Timer Present - indicates whether stopwatch timer is implemented.	R	1
PP	3	Priming Present - indicates whether primed breakpoints are supported	R	1
DQP	2	Data Qualify Present - indicates whether data qualified breakpoints are supported.	R	1
TP	1	Tuple Present - indicates whether any tuple breakpoints are implemented.	R	1
PCP	0	Pass Counters Present - indicates whether any break- points have pass counters associated with them.	R	1

#### 9.5.8.2 Priming Condition A (PrCndAl/Dn) Registers

The Prime Condition registers hold implementation specific information about which triggerpoints are used for the priming conditions for each breakpoint register. On the M6250 core, these connections are predetermined and these registers are read-only. This register is required only if complex breakpoints are implemented.

The architecture allows for up to 16 priming conditions to be specified and there can be up to 4 priming condition registers per breakpoint (A/B/C/D). The M6250 core only allows for 4 priming conditions and thus only implements the PrCndA registers. The general description is shown in Table 9.26. The actual priming conditions for each of the breakpoints are shown in Table 9.27.

Figure 9.25 PrCndA Register Format

3		23 16	15 8	7 0
	Cond3	Cond2	Cond1	Cond0

**Table 9.26 PrCndA Register Field Descriptions** 

Fie	lds		Read/Wr	
Name	Bit(s)	Description	ite	Reset State
CondN	31:24 23:16 15:8 7:0	Specifies which triggerpoint is connected to priming condition 3, 2, 1, or 0 <sup>a</sup> for the current breakpoint.	R	Preset
	31:30 23:22 15:14 7:6	Reserved	R	0
	29:28 21:20 13:12 5:4	Trigger type 00 - Special/Bypass 01 - Instruction 10 - Data 11 - Reserved	R	Preset
	27:24 19:16 11:8 3:0	Break Number, 0-14	R	Preset
[a] Condition	0 is always By	pass and will read as 8 b0	ı l	

Table 9.27 Priming Conditions and Register Values for 6I/2D Configuration

Break	Cond0	Cond1	Cond2	Cond3	PrCndA Value	drseg offset
Inst0	Bypass	Data0	Inst1	Inst2	0x1211_2000	0x8300
Inst1	Bypass	Data0	Inst0	Inst2	0x1210_2000	0x8320
Inst2	Bypass	Data0	Inst0	Inst1	0x1110_2000	0x8340
Inst3	Bypass	Data1	Inst4	Inst5	0x1514_2100	0x8360
Inst4	Bypass	Data1	Inst3	Inst5	0x1513_2100	0x8380
Inst5	Bypass	Data1	Inst3	Inst4	0x1413_2100	0x83a0
Data0	Bypass	Inst0	Inst1	Inst2	0x1211_1000	0x84e0
Data1	Bypass	Inst3	Inst4	Inst5	0x1514_1300	0x8500

Table 9.28 Priming Conditions and Register Values for 8I/4D Configuration


Break	Cond0	Cond1	Cond2	Cond3	PrCndA Value	drseg offset
Inst0	Bypass	Data0	Inst1	Inst2	0x1211_2000	0x8300
Inst1	Bypass	Data0	Inst0	Inst2	0x1210_2000	0x8320
Inst2	Bypass	Data1	Inst3	Inst4	0x1413_2100	0x8340
Inst3	Bypass	Data1	Inst2	Inst4	0x1412_2100	0x8360
Inst4	Bypass	Data2	Inst5	Inst6	0x1615_2200	0x8380

Break	Cond0	Cond1	Cond2	Cond3	PrCndA Value	drseg offset
Inst5	Bypass	Data2	Inst4	Inst6	0x1614_2200	0x83a0
Inst6	Bypass	Data3	Inst7	Inst0	0x1017_2300	0x83c0
Inst7	Bypass	Data3	Inst6	Inst0	0x1016_2300	0x83e0
Data0	Bypass	Inst0	Inst1	Data1	0x2111_1000	0x84e0
Data1	Bypass	Inst2	Inst3	Data2	0x2213_1200	0x8500
Data2	Bypass	Inst4	Inst5	Data3	0x2315_1400	0x8520
Data3	Bypass	Inst6	Inst7	Data0	0x2017_1600	0x8540

## 9.5.8.3 Stopwatch Timer Control (STCtl) Register (0x8900)

The Stopwatch Timer Control (STCtl) register gives configuration information about how the stopwatch timer register is controlled. On the M6250 core, the break channels that control the stopwatch timer are fixed and this register is read-only. This register is required only if stopwatch timer is implemented.

### Figure 9.26 STCtl Register Format



### **Table 9.29 STCtl Register Field Descriptions**

Fiel	ds		Read/Wr	
Name	Bit(s)	Description	ite	Reset State
Res	31:18	Must be written as zero; returns zero on read.	R	0
StopChan1	17:14	Indicates the instruction breakpoint channel that will stop the counter if the timer is under pair1 breakpoint control	R	0
StartChan1	13:10	Indicates the instruction breakpoint channel that will start the counter if the timer is under pair1 breakpoint control	R	0
En1	9	Enables the second pair (pair1) of breakpoint registers to control the timer when under breakpoint control. If the stopwatch timer is configured to be under breakpoint control (by setting <i>CBTControlSTM</i> ) and this bit is set, the breakpoints indicated in the StartChan1 and StopChan1 fields will control the timer.  The M6250 core only supports 1 pair of stopwatch control breakpoints so this field is not writable and will read as 0.	R	0
StopChan0	8:5	Indicates the instruction breakpoint channel that will stop the counter if the timer is under pair0 breakpoint control.	R	0x4
StartChan0	4:1	Indicates the instruction breakpoint channel that will start the counter if the timer is under pair0 breakpoint control.	R	0x1


Table 9.29 STCtl Register Field Descriptions

Fields			Read/Wr		
Name	Bit(s)			Reset State	
En0	0	Enables the first pair (pair0) of breakpoint registers to control the timer when under breakpoint control. If the stopwatch timer is configured to be under breakpoint control (by setting <i>CBTControlSTM</i> )and this bit is set, the breakpoints indicated in the StartChan0 and StopChan0 fields will control the timer.  The M6250 core only supports 1 pair of stopwatch control breakpoints so this field is not writable and will read as 1.	R	1	

## 9.5.8.4 Stopwatch Timer Count (STCnt) Register (0x8908)

The Stopwatch Timer Count (STCnt) register is the count value for the stopwatch timer. This register is required only if the stopwatch timer is implemented.

Figure 9.27 STCnt Register Format



#### **Table 9.30 STCtl Register Field Descriptions**

Fie	lds		Read/Wr	
Name	Bit(s)	Description	ite	Reset State
Count	31:0	Current counter value	R/W	0

# 9.6 Complex Breakpoint Usage

# 9.6.1 Checking for Presence of Complex Break Support

Software should verify that the complex breakpoint hardware is implemented prior to attempting to use it. The full sequence of steps is shown below for general use. Spots where the M6250 core has restricted behavior are noted.

- 1. Read the *Config1EP* bit to check for the presence of Debug logic. Debug logic is always present on the M6250 core.
- 2. Read the *Debug*<sub>NoDCR</sub> bit to check for the presence of the Debug Control Register (DCR). The DCR is always be implemented on the M6250 core.

#### Debug Support in the M6250 Core

- 3. Read the DCR<sub>CRT</sub> bit to check for the presence of any complex break and trigger features.
- 4. Read the CBT Control register to check for the presence of each individual feature. If the M6250 core implements any complex break and trigger features, it will implement all of them.
- 5. If Pass Counters are implemented, they may not be implemented for all break channels and may have different counter sizes. To determine the size and presence of each pass counter, software can write a value of -1 toeach of the IBPCn and DBPCn registers and read back the values to note the bits that were set by the write. If the M6250 core implements pass counters, it will implement an 8-bit counter for each instruction breakpoint and a 16-bit counter for each data breakpoint.
- 6. If tuples are implemented, they may only be supported on a subset of the data breakpoint channels. This can be checked by seeing if the DBCCn<sub>TUP</sub> bit can be set to 1. Additionally, some cores may support dynamically changing which instruction breakpoint is associated with a given data breakpoint. This can be checked by attempting to write the DBCCn<sub>TIBrkNum</sub> field. If the M6250 core implements tuple support, it will support it for all data breakpoint channels and the instruction breakpoint association will be fixed.
- 7. If Priming Conditions are supported, a core may only support a subset of the possible priming condition values. This can be checked by 4'hf to the xBCCn<sub>PrCnd</sub> field. If only 1 or 2 bits can be written, the available priming conditions will be described in the PrCndA registers. If 3 bits are writable, PrCndA and PrCndB will describe the conditions, and if all 4 bits are writable, the PrCndA, PrCndB, PrCndC, and PrCndD registers will all exist. Some cores may also support changing the priming conditions and this can be checked by attempting to write to the PrCnd registers. If the M6250 core supports priming conditions, it will support 4 statically mapped priming conditions per breakpoint which will be described in the PrCndA registers.
- 8. If support for qualified breakpoints is indicated, it may only be supported for some of the breakpoints. Additionally, the data breakpoint used for the qualification may be configurable. Software can check this by writing to the xBCCn<sub>PrCnd</sub> fields. If the M6250 core support qualified breakpoints, it will only support it on instruction breakpoints and the data break used for qualification will be fixed for each instruction breakpoint.
- 9. If the stopwatch timer is implemented, either one or two pairs of instruction breakpoints may be available for controlling it and it may be possible to dynamically select which instruction breakpoints are used. This can be tested by writing to the *STCtl* register.

# 9.6.2 General Complex Break Behavior

There is some general complex break behavior that is common to all complex breakpoints. This behavior is described below:

- Resets to a disabled state when the core is reset, the complex break functionality will be disabled and debug software that is not aware of complex break should continue to function normally.
- Complex break state is not updated on exceptional instructions
- Complex breakpoints are evaluated at the end of the pipeline and complex breakpoint exceptions are taken imprecisely on the following instruction.
- There is no hazard between enabling and enabled events. When an instruction causes an enabling event, the following instruction sees the enabled state and reacts accordingly.

## 9.6.3 Usage of Pass Counters

Pass counters specify that the breakpoint conditions must match N times before the breakpoint action will be enabled.

- Controlled by writing to the per-breakpoint pass counter register
- Resets to 0
- Writing to a non-zero value enables the pass counter. When enabled, each time the breakpoint conditions match, the counter will be decremented by 1. After the counter value reaches 0, the breakpoint action (breakpoint exception, trigger, or complex break enable) will occur on any subsequent matches and the counter will not decrement further. The action does not occur on the match that causes the 1->0 counter decrement.
- If the breakpoint also has priming conditions and/or data qualified specified, the pass counter will only decrement when the priming and/or qualified conditions have been met.
- If a data breakpoint is configured to be a tuple breakpoint, the data pass counter will only decrement on instructions where both the instruction and data break conditions match. The pass counter for the instruction break involved in a tuple should not be enabled if the tuple is enabled.
- When a pass counter has been enabled, it will be treated as enabled until the pass counter is explicitly written to
  0. Namely, breakpoint exceptions will continue to be taken imprecisely until the pass counter is disabled by writing to 0.
- The counter register will be updated as matches are detected. The current count value can be read from the register while operating in debug mode. Note that this behavior is architecturally recommended, but not required.

# 9.6.4 Usage of Tuple Breakpoints

A tuple breakpoint is the logical AND of a data breakpoint and an instruction breakpoint. Tuple breakpoints are specified as a condition on a data breakpoint. If the DBCCn<sub>TUP</sub> bit is set, the data breakpoint will not match unless there the corresponding instruction breakpoint conditions are also met.

- Uses the data breakpoint resources to specify the break action, break status, pass counters, and priming conditions.
- The instruction breakpoint involved in the tuple should be configured as follows:
  - IBCCn<sub>CRE</sub> = 1
  - IBCC $n_{PrCnd}$  = IBCC $n_{DO}$  = IBC $n_{TE}$  = IBC $n_{BE}$  = IBPCn = 0

# 9.6.5 Usage of Priming Conditions

Priming conditions provide a way to have one breakpoint enabled by another one. Prior to the priming condition being satisfied, any breakpoint matches are ignored.

• Priming condition resets to bypass which specifies that no priming is required

#### Debug Support in the M6250 Core

- 3 other priming conditions are available for each breakpoint. These condition vary from breakpoint to breakpoint (since it makes no sense for a breakpoint to prime itself). The conditions for each of the breakpoints are listed in Table 9.27.
- The priming breakpoint must have xBCn<sub>TE</sub> or xBCCn<sub>CBE</sub> set.
- When the priming condition has been seen, the primed breakpoint will remain primed until its xBCCn register is written
- The primed state is stored with the breakpoint being primed and not with the breakpoint that is doing the priming.
- Each Prime condition is the comparator output after it has been qualified by its own Prime condition, data qualification, and pass counter. Using this, several stages of priming are possible (e.g. data cycle D followed by instruction A followed by instruction B N times followed by instruction C).

# 9.6.6 Usage of Data Qualified Breakpoints

Each of the instruction breakpoints can be set to be data qualified. In qualified mode, a breakpoint will recognize its conditions only after the specified data breakpoint matches both address and data. If the data breakpoint matches address, but has a mismatch on the data value, the instruction breakpoint will be unqualified and will not match until a subsequent qualifying match.

This feature can be used similarly to the ASID qualification that is available on cores with TLBs. If an RTOS loads a process ID for the current process, that load can be used as the qualifying breakpoint. When a matching process ID is loaded (entering the desired RTOS process), qualified instruction breakpoints will be enabled. When a different process ID is loaded (leaving the desired RTOS process), the qualified instruction breakpoints are disabled. Alternatively, with the InvertValueMatch feature of the data breakpoint, the instruction breakpoints could be enabled on any process ID other than the specified one.

- The qualifying data break must have DBCn<sub>TE</sub> or DBCCn<sub>CBE</sub> set.
- The qualifying data break should have data comparison enabled (via settings of DBCn<sub>BLM</sub> and DBCn<sub>BAI</sub>)
- The qualifying data break should not have pass counters, priming conditions, or tuples enabled.
- $\bullet \quad \text{The qualifying data access can be either a load or store, depending on the settings of DBCn}_{NoSB} \text{ and } DBCn}_{NoLB}$
- The Qualified/Unqualified state is stored with the instruction breakpoint that is being qualified. Writing its *IBCCn* register will disqualify that breakpoint.
- Qualified instruction breakpoint can also have priming conditions and/or pass counters enabled. The pass counter
  will only decrement when the priming and qualifying conditions have been met. The instruction breakpoint
  action (break, trigger, or complex enable) will only occur when all priming, qualifying, and pass counter conditions have been met.
- · Qualified instruction breakpoint can be used to prime another breakpoint

# 9.6.7 Usage of Stopwatch Timers

The stopwatch timer is a drseg memory mapped count register. It can be configured to be free running or controlled by instruction breakpoints. This could be used to measure the amount of time that is spent in a particular function by starting the counter upon function entry and stopping it upon exit.

- Count value is reset to 0
- Reset state has counter stopped and under breakpoint control so that the counter is not running when the core is not being debugged.
- Bit in CBT Control register controls whether the counter is free-running or breakpoint controlled.
- Counter does not count in debug mode
- When breakpoint controlled, the involved instruction breakpoints must have IBCn<sub>TE</sub> or IBCCn<sub>CBE</sub> set in order to start or stop the timer.
- It can be asserted by a Debug probe.

# 9.7 Secure Debug

When *EJ\_DisableProbeDebug* is asserted, the following conditions exist:

- IMPCODE, IDCODE: operate as usual
- OCI CONTROL Register (OCR): BOOTMODE fixed at NORMAL, DisableProbeDebug=1, ProbTrap=0, ProbEn=0, PerRst=0, PrRst=0, DbgBrk =0 (except if enabled by the Override bit (DCR[DbgBrk Override])
- DATA: Since ProbEn=0, the processor will never read/write DMSEG, so any read/write of DATA from the probe will hang the APB.
- DRSEG\_DATA: Disabled; a read or write from DRSEG\_DATA will never be satisfied and will hang the APB.
- FDC: Operates normally.

When *EJ\_DisablePCSamDebug* is asserted, the following conditions exist:

• PCSAMPLE: Disabled. PCSAMPLE1/2 read value is unpredictable as long as NEW is fixed at 0.

### 9.8 Performance Counters

Performance counters are used to accumulate occurrences of internal predefined events/cycles/conditions for program analysis, debug, or profiling. A few examples of event types are clock cycles, instructions executed, specific instruction types executed, loads, stores, exceptions, and cycles while the CPU is stalled. There are two, 32-bit counters. Each can count one of the 64 internal predefined events, or one of two externally controlled events selected by a corresponding control register. A counter overflow can be programmed to generate an interrupt, where the interrupt handler software can maintain larger total counts.

### 9.9 iFlowtrace™

The M6250 core has an option for a simple trace mechanism called iFlowtrace iFlowtrace is a light-weight instruction-only tracing scheme that is sufficient to reconstruct the execution flow in the core, and it can only be controlled by debug software. This tracing scheme has been kept very simple to minimize the impact on die size. iFlowtrace memory can be configured as both on-chip and off-chip.

iFlowtrace also offers special-event trace modes when normal tracing is disabled, namely:

#### Debug Support in the M6250 Core

- Function Call/Return and Exception Tracing mode to trace the PC value of function calls and returns and/or exceptions and returns.
- Breakpoint Match mode traces the breakpoint ID of a matching breakpoint and, for data breakpoints, the PC value of the instruction that caused it.
- Filtered Data Tracing mode traces the ID of a matching data breakpoint, the load or store data value, access type and memory access size, and the low-order address bits of the memory access, which is useful when the data breakpoint is set up to match a range of addresses.
- User Trace Messages. The user can instrument their code to add their own 32-bit value messages into the trace by writing to the two Cop0 UTM registers.
- Delta Cycle mode works in combination with the above trace modes to provide a timestamp between stored
  events. It reports the number of cycles that have elapsed since the last message was generated and put into
  the trace.

Two new iFlowtrace features:

IFCTL2[UTM En] (bit 9). This enables (1) UTMs to be output to the trace port or disabled (0).

IFCTL2[DeltaCycle\_Divide] (bits 11:10). This sets a divider rate between the CPU clock and delta cycle counter clock tick; the counter value is what is recorded in the trace when DeltaCycle mode is enabled.

Tracing is disabled if the processor enters Debug Mode. This is true for both Normal Trace Mode as well as Special Trace Mode.

The presence of the iFlowtrace mechanism is indicated by the CP0 Config3<sub>ITL</sub> register bit.

For more information, refer to the MIPS® iFlowtrace<sup>TM</sup> Architecture Specification [6].

# 9.9.1 A Simple Instruction-Only Tracing Scheme

A trace methodology can often be mostly defined by its inputs and outputs. Hence this basic scheme is described by the inputs to the core tracing logic and by the trace output format from the core. We assume here that the execution flow of the program is traced at the end of the execution path in the core similar to PDtrace.

## 9.9.1.1 Trace Inputs

- 1. *In\_TraceOn*: When on, legal trace words are coming from the core and at the point when it is turned on, that is for the first traced instruction, a full PC value is output. When off, it cannot be assumed that legal trace words are available at the core interface.
- 2. *In\_Stall*: This says, stall the processor to avoid buffer overflow that can lose trace information. When off, a buffer overflow will simply throw away trace data and start over again. When on, the processor is signalled from the tracing logic to stall until the buffer is sufficiently drained and then the pipeline is restarted.

#### 9.9.1.2 Normal Trace Mode Outputs

1. Stall cycles in the pipe are ignored by the tracing logic and are not traced. This is indicated by the signal *Out\_Valid* that is turned off when no valid instruction is being traced. When *Out\_Valid* is asserted, instructions are traced out as described in the rest of this section. The traced instruction PC is a virtual address.

- 2. In the output format, every sequentially executed instruction is traced as 1'b0.
- 3. Every instruction that is not sequential to the previous one is traced as either a 10 or an 11 (read this as a serial bitstream from left to right). This implies that the target instruction of a branch or jump is traced this way, not the actual branch or jump instruction (this is similar to PDtrace):
- 4. A 10 instruction implies a taken branch for a conditional branch instruction whose condition is unpredictable statically, but whose branch target can be computed statically and hence the new PC does not need to be traced out. Note that if this branch was not taken, it would have been indicated by a 0 bit, that is sequential flow.
- 5. A 11 instruction implies a taken branch for an indirect jump-like instruction whose branch target could not be computed statically and hence the taken branch address is now given in the trace. This includes, for example, instructions like jr, jalr, and interrupts:
  - 11 00 followed by 8 bits of 1-bit shifted offset from the last PC. The bit assignments of this format on the bus between the core tracing logic and the ITCB is:

```
[3:0] = 4'b0011
[11:4] = PCdelta[8:1]
```

• 11 01 - followed by 16 bits of 1-bit shifted offset from the last PC. The bit assignments of this format on the bus between the core tracing logic and the ITCB is:

```
[3:0] = 4'b1011
[19:4] = PCdelta[16:1]
```

• 11 10 - followed by 31 of the most significant bits of the PC value, followed by a bit (NCC) that indicates no code compression. Note that for a MIPS32 or MIPS64 instruction, NCC=1, and for microMIPS instruction NCC=0. This trace record will appear at all transition points between MIPS32/MIPS64 and microMIPS instruction execution.

This form is also a special case of the 11 format and it is used when the instruction is not a branch or jump, but nevertheless the full PC value needs to be reconstructed. This is used for synchronization purposes, similar to the Sync in PDtrace. In iFlowtrace rev 2.0 onwards, the sync period is user-defined, and is counted down and when an internal counter runs through all the values, this format is used. The bit assignments of this format on the bus between the core tracing logic and the ITCB is:

```
[3:0] = 4'b0111

[34:4] = PC[31:1]

[35] = NCC
```

• 11 11 - Used to indicate trace resumption after a discontinuity occurred. The next format is a 1110 that sends a full PC value. A discontinuity might happen due to various reasons, for example, an internal buffer overflow, and at trace-on/trace-off trigger action.

## 9.9.2 Special Trace Modes

iFlowtrace 2.0 adds special trace modes which can only be active when the normal tracing mode is disabled. Software can determine which modes are supported by attempting to write the enable bits in the IFCTL register. Software can check the Illegal bit in the IFCTL register—if an unsupported combination of modes is requested, the bit will be set and the trace contents will be unpredictable. The special trace modes are described below.

#### 9.9.2.1 Mode Descriptions

#### Delta Cycle Mode

This mode is specified in combination with the other special trace modes. It is enabled via the CYC bit in the Control/Status Register. When delta cycle reporting is enabled, each trace message will include a 10b delta cycle value which reports the number of cycles that have elapsed since the last message was generated. A value of 0 indicates that the two messages were generated in the same cycle. A value of 1 indicates that they were generated in consecutive cycles. If 1023 cycles elapse without an event being traced, a counter rollover message is generated.

Note: If the processor clocks stop due to execution of the WAIT instruction, the delta cycle counter will also stop and will report 'active' cycles between events rather than 'total' cycles.

#### Breakpoint Match Mode

This modes uses Debug data and instruction breakpoint hardware to enable a trace of PC values. Instead of starting or stopping trace, a triggerpoint will cause a single breakpoint match trace record. This record indicates that there was a triggerpoint match, the breakpoint ID of the matching breakpoint, and the PC value of an instruction that matched the instruction of data breakpoint. This mode can only be used when normal tracing mode is turned off. This mode can not be used in conjunction with other special trace modes. This mode is enabled or disabled via the BM field in the Control/Status register (see Section 9.9.6 "ITCB Register Interface for Software Configurability").

The breakpoints used in this mode must have the TE bet set to enable the match condition.

Software should avoid setting up overlapping breakpoints. The behavior when multiple matches occur on the same instruction is to report a Breakpoint ID of 7.

#### Filtered Data Tracing Mode

This mode uses Debug data breakpoint hardware to enable a trace of data values. Rather than starting or stopping trace as in normal trace mode, a data triggerpoint will cause a filtered data trace record. This record indicates that there was a data triggerpoint match, the breakpoint ID of the matching breakpoint, whether it was a load or store, the size of the request, low order address bits, and the data value. This mode can only be used when normal tracing mode is turned off. This mode can not be used in conjunction with other special trace modes. This mode can be enabled or disabled via the FDT bit in the Control/Status register (see Section 9.9.6 "ITCB Register Interface for Software Configurability").

The corresponding data breakpoint must have the TE bit set to enable the match condition.

Software should avoid setting up overlapping data breakpoints. The behavior when multiple matches on one load or store are detected is to report a Breakpoint ID of 7.

# Extended Filtered Data Tracing Mode

Extends Filtered Data Tracing Mode by adding the virtual address of the load/store instruction to the generated trace information. (see Section "Filtered Data Tracing Mode" above).

This behavior is enabled/disabled by the FDT\_CAUSE field in the IFCTL Control/Status register (see Section 9.9.6 "ITCB Register Interface for Software Configurability"). FDT\_CAUSE only has effect if the FDT field is also set.

The extended trace sequence is a FDT trace message followed by the Breakpoint Match (BM) trace message. If the *IFCTL*<sub>CYC</sub> field is set, the FDTtrace message will have a DeltaCycle Message value of '0' directly followed by the

Breakpoint Match message. This message sequence (FDT, delta cycle of 0, and BM) indicates to the trace disassembler that Extended Filtered Data Tracing mode is enabled (IFCTL<sub>FDT CAUSE</sub>=1).

#### Function Call/Return and Exception Tracing Mode

In this mode, the PC value of function calls and returns and/or exceptions and returns are traced out. This mode can only be used when normal tracing mode is turned off. This mode cannot be used in conjunction with other special trace modes. The function call/return and exception/return are independently enabled or disabled via the FCR and ER bits in the Control//Status register (see Section 9.9.6 "ITCB Register Interface for Software Configurability").

#### MIPS R6 Architecture FCR instructions

These events are reported for the following instructions for MIPS R6 Architecture.

Function Type	Instructions
MIPS32 and MIPS64 Function Calls	BGEZAL, BLTZAL, BALC, BEQZALC, BNEZALC, BLEZALC, BGEZALC, BGTZALC, BLTZALC, JAL, JALR, JALR, JIALC
microMIPS Function Calls	JALRC16, BALC, BEQZALC, BNEZALC, BLEZALC, BGEZALC, BGTZALC, BLTZALC, JALRC, JALRC.HB, JIALC
MIPS32 and MIPS64 Function Returns	JR, JR.HB, JIC
microMIPS Function Returns	JRADDIUSP, JRC16, JIC
Exception Returns	ERET, ERETNC, DERET MCU ASE Interrupt Returns IRET

#### MIPS R2 Architecture FCR instructions

These events are reported for the following instructions for MIPS R2 Architecture.

Function Type	Instructions
MIPS32 and MIPS64 Function calls	JAL, JALR, JALR.HB, JALX, BGEZAL, BLTZAL, BAL
MIPS16e Function calls	JAL, JALR, JALX, JALRC
microMIPS Function calls	JAL, JALR, JALR.HB, JALX, JALR16, JALRS16, JALRS, JALRS.HB, JALS, BGEZAL, BLTZAL, BAL
MIPS32 and MIPS64 Function Returns	JR, JR.HB
MIPS16e Function Returns	JR, JRC
microMIPS Function Returns	JR, JR.HB, JRC, JRADDIUSP, JR16
Exceptions	Reported on the first instruction of the exception handler
Exception returns	ERET, DERET
MCU ASE Interrupt returns	IRET

In any of the special trace modes, it is possible to embed messages into the trace stream directly from a program. This is done by writing to the *UserTraceData1* or *UseTraceData2* COP0 registers. When *UserTraceData1* register is written, a trace message of type "User Triggered Message 1" (UTM1) is generated. When *UserTraceData2* register is written, a trace message of type "User Triggered Message 2" (UTM2) is generated. Please refer to 5.2.38 "User Trace Data1 Register (CP0 Register 23, Select 3)/User Trace Data2 Register (CP0 Register 24, Select 3)" on page 173.

Overflow messages can also be generated when tracing off-chip if the IO control bit is 0 and trace data is generated faster than it is consumed. No overflow will be generated when using on-chip trace.

#### 9.9.2.2 Special Trace Mode Outputs

The normal and special trace modes cannot be enabled at the same time because the trace message encoding is not unique between the two modes. The software reading the trace stream must be aware of which mode is selected to know how to interpret the bits in the trace stream. The message types for each type of special trace message are unique.

- 00 (as above, read a bitstream from left to right) Delta Cycle Rollover message. The output format is: [1:0] = 2'b00
- 010 User Trace Message. The format of this type of message is:

```
[2:0] = 3'b010

[34:3] = Data[31:0]

[35] = UTM2/UTM1 (1=UTM2, 0=UTM1)

[44:36] = DeltaCycle (if enabled)
```

- 011 Reserved
- 10 Breakpoint Match Message. The output format during this trace mode is:

```
[1:0] = 2'b01
[5:2] = BreakpointID
[6] = Instruction Breakpoint
[37:7] = MatchingPC[31:1]
[38] = NCC
[48:39] = DeltaCycle (if enabled)
Note that for a MIPS32 or MIPS64 instruction, NCC=1, and for microMIPS instruction NCC=0.
```

• 110 - Filtered Data Message. The output format during this trace mode is:

```
[2:0] = 3'b011

[6:3] = BreakpointID

[7] = Load/Store (1=Load, 0=Store)

[8] = FullWord (1=32b data, 0= <32b)

[14:5] = Addr[7:2]

[46:15] = {32b data value} OR

[46:15] = {BE[3:0], 4'b0, 24b data value} OR

[46:15] = {BE[3:0], 12'b0, 16b data value} OR

[46:15] = {BE[3:0],20'b0, 8b data value}

[56:47] = DeltaCycle (if enabled)
```

• 1110 - Function Call/Return/Exception Tracing. The output format during this trace mode is:

```
[3:0] = 4'b0111

[4] = FC

[5] = Ex

[6] = R

[37:8] = PC[31:1]

[38] = NCC

[48:39] = Delta Cycle (if enabled)
```

Note that for a MIPS32 or MIPS64 instruction, NCC=1, and for microMIPS instruction NCC=0. FC=1 implies a function call, Ex=1 implies the start of an exception handler, and R=1 implies a function or exception return.

 1111- Overflow message. The format of this type of message is: [3:0] = 4'b1111

#### 9.9.3 ITCB Overview

The iFlowtrace Control Block (ITCB) is responsible for accepting trace signals from the CPU core, formatting them, and storing them into an on-chip FIFO. The figure also shows the Probe Interface Block (PIB) which reads the FIFO and outputs the memory contents through a narrow off-chip trace port.

MIPS® drseg bus control rd/wr port Out Valid **SRAM** write read *iFlowtrace* port port MIPS® **Optional** Off-chip Core **ITCB** PIBIn TraceOn trace port In Stall **FIFO** Control trace-off trace-on From trigger block

Figure 9.28 Trace Logic Overview

#### 9.9.4 ITCB iFlowtrace Interface

The iFlowtrace interface consists of 57 data signals plus a valid signal. The 57 data signals encode information about what the CPU is doing in each clock cycle. Valid indicates that the CPU is executing an instruction in this cycle and therefore the 57 data signals carry valid execution information. The iFlowtrace data bus is encoded as shown in Table 9.31. Note that all the non-defined upper bits of the bus are zeroes.

Valid	Data (LSBs)	S) Description		
0 X		No instructions executed in this cycle		
1 0		Normal Mode: Sequential instruction executed		
1 01		Normal Mode: Branch executed, destination predictable from code		
1 <8>00	011	Normal Mode: Discontinuous instruction executed, PC offset is 8 bit signed offset		

Table 9.31 Data Bus Encoding

Valid	Data (LSBs)	Description
1	<16>1011	Normal Mode: Discontinuous instruction executed, PC offset is 16 bit signed offset
1	<ncc>&lt;31&gt;0111</ncc>	Normal Mode: Discontinuous instruction or synchronization record, No Code Compression (NCC) bit included as well as 31 MSBs of the PC value
1	00	Special Mode: Delta Cycle Rollover message
1	<10><32>010	Special Mode: User add-in Trace Message. 32 bit user data as well as 10 bit delta cycle if enabled.
1	<10> <ncc>&lt;31&gt;&lt;1&gt;&lt;4&gt;01</ncc>	Special Mode: Breakpoint Match Message. 4-bit breakpoint ID, 1 bit indicates breakpoint type, 31 MSBs of the PC value, NCC bit included as well as 10-bit delta cycle if enable.
1	<10><32><6><1><1><4>011	Special Mode: Filtered Data Message. 4 bit breakpoint ID, 1 bit load or store indication, 1 bit full word indication, 6 bit of addr[7:2], 32 bit of the data information included as well as 10 bit delta cycle if enabled.
1	<10> <ncc>&lt;31&gt;<r><ex><fc>011</fc></ex></r></ncc>	Special Mode: Function Call/Return/Exception Tracing. 1 bit function call indication, 1 bit exception indication, 1 bit function or exception return indication, 31 MSBs of the PC value, NCC bit included as well as 10 bit delta cycle if enabled.
1	1111	Internal overflow

# 9.9.5 TCB Storage Representation

Records from iFlowtrace are inserted into a memory stream exactly as they appear in the iFlowtrace data output. Records are concatenated into a continuous stream starting at the LSB. When a trace word is filled, it is written to memory along with some tag bits. Each record consists of a 64-bit word, which comprises 58 message bits and 6 tag bits or header bits that clarify information about the message in that word.

The ITCB includes a 58-bit shift register to accumulate trace messages. When 58 or more bits are accumulated, the 58 bits and 6 tag bits are sent to the memory write interface. Messages may span a trace word boundary; in this case, the 6 tag bits indicate the bit number of the first full trace message in the 58-bit data field.

The tag bits are slightly encoded so they can serve a secondary purpose of indicating to off-chip trace hardware when a valid trace word transmission begins. The encoding ensures that at least one of the 4 LSBs of the tag is always a 1 for a valid trace message. The tag values are shown in Table 9.32. The longest trace message is 57 bits (filtered data trace in special trace mode with delta cycle), so the starting position indicated by the tag bits is always between 0 and 56.

**Table 9.32 Tag Bit Encoding** 

Starting Bit of First Full Trace Message	Encoding (decimal)
0	58
16	59
32	60
48	61
Unused	0,16,32,48
Reserved	62,63
Others	StartingBit

When trace stops (ON set to zero), any partially filled trace words are written to memory. Any unused space above the final message is filled with 1's. The decoder distinguishes 1111 patterns used for fill in this position from an 1111 overflow message by recognizing that it is the last trace word.

These trace formats are written to a trace memory that is either on-chip or off-chip. No particular size of SRAM is specified; the size is user selectable based on the application needs and area trade-offs. Each trace word can typically store about 20 to 30 instructions in normal trace mode, so a 1 KWord trace memory could store the history of 20K to 30K executed instructions.

The on-chip SRAM or trace memory is written continuously as a circular buffer. It is accessible via drseg address mapped registers. There are registers for the read pointer, write pointer, and trace word. The write pointer register includes a wrap bit that indicates that the pointer has wrapped since the last time the register was written. Before starting trace, the write pointer would typically be set to 0. To read the trace memory, the read pointer should be set to 0 if there has not been a wrap, or to the value of the write pointer if there has been. Reading the trace word register will read the entry pointed to by the read pointer and will automatically increment the read pointer. Software can continue reading until all valid entries have been read out.

# 9.9.6 ITCB Register Interface for Software Configurability

The ITCB includes a drseg memory interface to allow software to set up tracing and read the current status. If an on-chip trace buffer is also implemented, there are additional registers included for accessing it.

#### 9.9.6.1 iFlowtrace Control/Status (IFCTL) Register (offset 0x3fc0)

The Control/Status register provides the mechanism for turning on the different trace modes. Figure 9.29 has the format of the register and Table 9.33 describes the register fields.






Table 9.33 Control/Status Register Field Descriptions

Fiel	Fields		Read /	Reset	
Name	Bits	Description	Write	State	Compliance
0	30:16	Reserved for future use. Read as zeros, must be written as zeros	R	0	Required
Illegal	31	This bit is set by hardware and indicates if the currently enabled trace output modes are an illegal combination. A value of 1 indicates an unsupported setting. A value of 0 indicates that the currently selected settings are legal.	R	0	Required

**Table 9.33 Control/Status Register Field Descriptions (Continued)** 

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
FDT_CAUSE	FDT_CAUSE  15  Extended Filtered Data Trace mode (FDT). Adds causing load/store virtual address to Filtered Data Trace.  FDT_CAUSE only has effect if FDT is set.  The extended trace sequence is a FDT trace message followed by the Breakpoint Match (BM) trace message. If CYC is set, the FDT trace message will have a DeltaCycle Message value of '0' directly followed by the Breakpoint match (BM) message. This message sequence (FDT, delta cycle of 0, and BM) indicates to the trace disassembler that Extended Filtered Data Tracing mode is enabled.		R/W	0	Optional for iFlowtrace rev 2.0+
CYC			R/W	0	Optional for iFlowtrace rev 2.0+
FDT	Filtered Data Trace mode. If set, on a data breakpoint match, the data value of the matching breakpoint is traced. Normal tracing is inhibited when this mode is active. If this tracing mode is not implemented, the field is read-only and read as zero.		R/W	0	Optional for iFlowtrace rev 2.0+
ВМ	12	Breakpoint Match. If set, only instructions that match instruction or data breakpoints are traced. Normal tracing is inhibited when this mode is active. If this tracing mode is not implemented, the field is read-only and read as zero.		0	Optional for iFlowtrace rev 2.0+
ER	Trace exceptions and exception returns. If set, trace includes markers for exceptions and exception returns.  Can be used in conjunction with the FCR bit. Inhibits normal tracing. If this tracing mode is not implemented, the field is read-only and read as zero.		R/W	0	Optional for iFlowtrace rev 2.0+
FCR			R/W	0	Optional for iFlowtrace rev 2.0+
EST  9 Enable Special Tracing Modes. If set, normal tracing is inhibited, allowing the user to choose one of several special tracing modes. Setting this bit inhibits normal trace mode. If no special tracing modes are implemented, this field is read-only, and read as zero.		R/W	0	Optional for iFlowtrace rev 2.0+	
SyP	8:5 Synchronization Period. The synchronization period is set to 2 <sup>(SyP+8)</sup> instructions. Thus a value of 0x0 implies 256 instructions, and a value of 0xF implies 8M instructions.		R/W	0	Required for iFlowtrace rev 2.0+
OfClk	4	Controls the Off-chip clock ratio. When the bit is set, this implies 1:2, that is, the trace clock is running at 1/2 the core clock, and when the bit is clear, implies 1:4 ratio, that is, the trace clock is at 1/4 the core clock. Ignored unless OfC is also set.	R/W	0	Required

Table 9.33 Control/Status Register Field Descriptions (Continued)

Fields			Read /	Reset	
Name	Bits	Description	Write	State	Compliance
OfC	3	Off-chip. 1 enables the PIB (if present) to unload the trace memory. 0 disables the PIB and would be used when on-chip storage is desired or if a PIB is not present. This bit is settable only if the design supports both on-chip and off-chip modes. Otherwise is a read-only bit indicating which mode is supported.	R/W or R	Preset	Required
Ю	2	Inhibit overflow. If set, the CPU is stalled whenever the trace memory is full. Ignored unless OfC is also set.	R/W	0	Required
En	1	Trace enable. This bit may be set by software or by Trace-on/Trace-off action bits from the Complex Trigger block. Software writes EN with the desired initial state of tracing when the ITCB is first turned on and EN is controlled by hardware thereafter. EN turning on and off does not flush partly filled trace words.	R/W	0	Required
On	0	Software control of trace collection. 0 disables all collection and flushes out any partially filled trace words.	R/W	0	Required

### 9.9.6.2 ITCBTW Register (offset 0x3F80)

The ITCBTW register is used to read Trace Words from the on-chip trace memory. The TW read is the TW pointed to by the ITCBRDP register. A side effect of reading the ITCBTW register is that the ITCBRDP register increments to the next TW in the on-chip trace memory. If ITCBRDP is at the max size of the on-chip trace memory, the increment wraps back to address zero.

Note that this is a 64b register. On a 32b processor, software must read the upper word (offset 0x3F84) first as the address increment takes place on a read of the lower word (0x3F80).

The format of the ITCBTW register is shown below, and the field is described in Table 9.34.

#### Figure 9.30 ITCBTW Register Format



### **Table 9.34 ITCBTW Register Field Descriptions**


Fie	lds	Description	Read/	Reset	Compliance
Names	Bits		Write	State	
Data	63:0	Trace Word	R	Undefined	Required

#### 9.9.6.3 ITCBRDP Register (Offset 0x3f88)

The ITCBRDP register is the address pointer to on-chip trace memory. It points to the TW read when reading the *ITCBTW* register. This value will be automatically incremented after a read of the ITCBTW register.

The format of the ITCBRDP register is shown below, and the field is described in Table 9.35. The value of n depends on the size of the on-chip trace memory. As the address points to a 64-bit TW, lower three bits are always zero.

#### Figure 9.31 ITCBRDP Register Format



#### **Table 9.35 ITCBRDP Register Field Descriptions**

Fie	elds	Description	Read/	Reset	Compliance	
Names	Bits		Write	State		
Data	31:(n+1)	Reserved. Must be written zero, reads back zero.	0	0	Required	
Address	n:0	Byte address of on-chip trace memory word.	R/W	Undefined	Required	

#### 9.9.6.4 ITCBWRP Register (Offset 0x3f90)

The ITCBWRP register is the address pointer to on-chip trace memory. It points to the location where the next new TW for on-chip trace will be written. The top bit in the register indicates whether the pointer has wrapped. If it has, then the write pointer will also point to the oldest trace word. and the read pointer can be set to that to read the entire array in order. If it is cleared, then the read pointer can be set to 0 to read up to the write pointer position.

The format of the ITCBWRP register is shown below, and the field is described in Table 9.36. The value of n depends on the size of the on-chip trace memory. As the address points to a 64-bit TW, lower three bits are always zero.

# Figure 9.32 ITCBWRP Register Format

31	30	n+1	n 0
Wrap		0	Address

#### Table 9.36 ITCBWRP Register Field Descriptions

Fie	elds	Description	Read/	Reset	Compliance
Names	Bits		Write	State	
Wrap	31	Indicates that the entire array has been written at least once	R/W	Undefined	Required
0	30:(n+1)	Reserved. Must be written zero, reads back zero.	0	0	Required
Address	n:0	Byte address of the next on-chip trace memory word to be written	R/W	Undefined	Required

#### 9.9.7 ITCB iFlowtrace Off-Chip Interface

The off-chip interface consists of a 4-bit data port (*TR\_DATA*) and a trace clock (*TR\_CLK*). *TR\_CLK* can be a DDR clock; that is, both edges are significant. *TR\_DATA* and *TR\_CLK* follow the same timing and have the same output structure as the PDtrace TCB described in MIPS specifications. The trace clock is synchronous to the system clock but running at a divided frequency. The OfClk bit in the Control/Status register indicates the ratio between the trace clock and the core clock. The Trace clock is always 1/2 of the trace port data rate, hence the "full speed" ITCB out-

puts data at the CPU core clock rate but the trace clock is half that, hence the 1:2 OfClk value is the full speed, and the 1:4 OfClk ratio is half-speed.

When a 64-bit trace word is ready to transmit, the PIB reads it from the FIFO and begins sending it out on *TR\_DATA*. It is sent in 4-bit increments starting at the LSBs. In a valid trace word, the 4 LSBs are never all zero, so a probe listening on the *TR\_DATA* port can easily determine when the transmission begins and then count 15 additional cycles to collect the whole 64-bit word. Between valid transmissions, *TR\_DATA* Is held at zero and *TR\_CLK* continues to run.

TR\_CLK runs continuously whenever a probe is connected. An optional signal TR\_PROBE\_N may be pulled high when a probe is not connected and could be used to disable the off-chip trace port. If not present, this signal must be tied low at the Probe Interface Block (PIB) input.

The following encoding is used for the 6 tag bits to tell the PIB receiver that a valid transmission is starting:

```
// if (srcount == 0), EncodedSrCount = 111010 = 58
// else if (srcount == 16) EncodedSrCount = 111011 = 59
// else if (srcount == 32) EncodedSrCount = 111100 = 60
// else if (srcount == 48) EncodedSrCount = 111101 = 61
// else EncodedSrCount = srcount
```

## 9.9.8 Breakpoint-Based Enabling of Tracing

Each hardware breakpoint in the Debug block has a control bit associated with it that enables a trigger signal to be generated on a break match condition. In special trace mode, this trigger can be used to insert an event record into the trace stream. In normal trace mode, this trigger signal can be used to turn trace on or off, thus allowing a user to control the trace on/off functionality using breakpoints. Similar to the TraceIBPC and TraceDBPC registers in PDtrace, registers are defined to control the start and stop of iFlowtrace. The details on the actual register names and drseg addresses are shown in Table 9.37.

Table 9.37 drseg Registers that Enable/Disable Trace from Breakpoint-Based Triggers

Register Name	drseg Address	Reset Value	Description
ITrigiFlowTrcEn	0x3FD0	0	Register that controls whether or not hard- ware instruction breakpoints can trigger iFlowtrace tracing functionality
DTrigiFlowTrcEn	0x3FD8	0	Register that controls whether or not hard- ware data and tuple breakpoints can trig- ger iFlowtrace tracing functionality

The bits in each register are defined as follows:

- Bit 28 (IE/DE): Used to specify whether the trigger signal from simple or complex instruction (data or tuple) break should trigger iFlowtrace tracing functions or not. A value of 0 disables trigger signals from instruction breaks, and 1 enables triggers for the same.
- Bits 14:0 (IBrk/DBrk): Used to explicitly specify which instruction (data or tuple) breaks enable or disable iFlowtrace. A value of 0 implies that trace is turned off (unconditional trace stop) and a value of 1 specifies that the trigger enables trace (unconditional trace start).

# 9.10 PC/Data Address Sampling

It is often useful for program profiling and analysis to periodically sample the value of the PC. This information can be used for statistical profiling akin to gprof, and is also very useful for detecting hot-spots in the code. In a multi-threaded environment, this information can be used to understand thread behavior, and to verify thread scheduling mechanisms in the absence of a full-fledged tracing facility like PDtrace.

The PC sampling feature is optional. When implemented, PC sampling can be turned on or off using an enable bit; when the feature is enabled, the PC value is continually sampled.

The presence or absence of PC Sampling is indicated by the PCS (PC Sample) bit in the Debug Control Register. If PC sampling is implemented, and the PCSe (PC Sample Enable) bit in the Debug Control Register is also set to one, then the PC values are constantly sampled at the defined rate (DCR<sub>PCR</sub>) and written to a TAP register. The old value in the TAP register is overwritten by the new value, even if this register has not been read out by the debug probe.

The presence or absence of Data Address Sampling is indicated by the DAS (Data Address Sample) bit in the Debug Control Register and enabled by the DASe (Data Address Sampling Enable) bit in the Debug Control Register.

The sample rate is specified by the 3-bit PCR (PC Sample Rate) field (bits 8:6) in the Debug Control Register (DCR). These three bits encode a value 2<sup>5</sup> to 2<sup>12</sup> in a manner similar to the specification of SyncPeriod. When the implementation allows these bits to be written, the internal PC sample counter will be reset by each write, so that counting for the requested sample rate is immediately restarted.

The sample format includes a New data bit, the sampled value, the ASID of the sampled value (if not disabled by PCnoASID, bit 25 in DCR). Figure 9.5 and Figure 9.4 show the format of the sampled values in the PCSAMPLE register. The New data bit is used by the probe to determine if the sampled data just read out is new or has already been read and must be discarded.

The sampled PC value is the PC of the graduating instruction in the current cycle. If the processor is stalled when the PC sample counter overflows, then the sampled PC is the PC of the next graduating instruction. The processor continues to sample the PC value even when it is in Debug mode.

Note that some of the smaller sample periods can be shorter than the time needed to read out the sampled value. That is, it might take 41 (TCK) clock ticks to read a MIPS32 sample, while the smallest sample period is 32 (processor) clocks. While the sample is being read out, multiple samples may be taken and discarded, needlessly wasting power. To reduce unnecessary overhead, the TAP register includes only those fields that are enabled. If both PC Sampling and Data Sampling are enabled, then both samples are included in the PC Sample scan register. PC Sample is in the least significant bits followed by a Data Address Sample. If either PC Sampling or Data Address Sampling is disabled, then the TAP register does not include that sample. The total scan length is 49 \* 2 = 82 bits if all fields are present and enabled.

# 9.10.1 PC Sampling in Wait State

Note that the processor samples PC even when it is asleep, that is, in a WAIT state. This permits an analysis of the amount of time spent by a processor in WAIT state which may be used for example to revert to a low power mode during the non-execution phase of a real-time application. But counting cycles to update the PC sample value is a waste of power. Hence, when in a WAIT state, the processor must simply switch the New bit to 1 each time it is set to 0 by the probe hardware. Hence, the external agent or probe reading the PC value will detect a WAIT instruction for as long as the processor remains in the WAIT state. When the processor leaves the WAIT state, then counting is resumed as before.

## 9.10.2 Cache Miss PC Sampling

There is an optional mechanism for triggering PC sampling when an instruction fetch misses in the I-cache. When PCIM (bit 26 in DCR) is 1, PC addresses that hit the cache are not sampled. When the PCSR counter triggers, the most recent instruction whose fetch missed the cache is stored and available for EJTAG to shift out through PCSAM-PLE. Over time, this collection mode results in an overall picture of the instruction cache behavior and can be used to increase performance by re-arranging code to minimize cache thrashing.

## 9.10.3 Data Address Sampling

The PC sampling mechanism to allow sampling of data (load and store) addresses. This feature is enabled with DASe, bit 23 in the Debug Control Register. When enabled, the PCSAMPLE scan register includes a data address sample. All load and store addresses can be captured, or they can be qualified using a data breakpoint trigger. DASQ=1 configures data sampling to record a data address only when it triggers data breakpoint 0. To be used for Data Address Sampling qualification, data breakpoint 0 must be enabled using its TE (trigger enable) bit.

PCSR controls how often data addresses are sampled. When the PCSR counter triggers, the most recent load/store address generated is accepted and made available to shift out through PCSAMPLE.

# 9.11 Fast Debug Channel (FDC)

The M6250 core includes optional FDC as a mechanism for data transfers between a debug host/probe and a target. FDC provides a FIFO buffering scheme to transfer data, with low CPU overhead and minimized waiting time. The data transfer occurs in the background with hardware FIFOs, and the target CPU can either choose to check the status of the transfer by polling periodically, or it can choose to be interrupted at the end of the transfer. The FDC is shown in Figure 9.9.

Refer to Section 9.2.10 "FDSTATUS and FDDATA Registers" for more information.




Figure 9.33 FDC Overview

FDC utilizes two First In First Out (FIFO) structures to buffer data between the core and probe. The probe uses the FDC TAP instruction to access these FIFOs, while the core itself accesses them using memory accesses. To transfer data out of the core, the core writes one or more pieces of data to the transmit FIFO. At this time, the core can resume doing other work. An external probe would examine the status of the transmit FIFO periodically. If there is data to be

read, the probe starts to receive data from the FIFO, one entry at a time. When all data from the FIFO has been drained, the probe goes back to waiting for more data. The core can either choose to be informed of the empty transmit FIFO via an interrupt, or it can choose to periodically check the status. Receiving data works in a similar manner - the probe writes to the receive FIFO. At that time, the core is either interrupted, or finds out via polling a status bit. The core can then do load accesses to the receive FIFO and receive data being sent to it by the probe. The TAP transfer is bidirectional - a single shift can be pulling transmit data and putting receive data at the same time.

The primary advantage of FDC over normal processor accesses or fastdata accesses is that it does not require the core to be blocked when the probe is reading or writing to the data transfer FIFOs. This significantly reduces the core overhead and makes the data transfer far less intrusive to the code executing on the core.

The FDC memory mapped registers are located in the common device memory map (CDMM) region. FDC has a device ID of 0xFD.

# 9.11.1 Common Device Memory Map

Software on the core accesses FDC through memory-mapped registers, located within the Common Device Memory Map (CDMM). The CDMM is a region of physical address space that is reserved for mapping IO device configuration registers within a MIPS processor. The base address and enabling of this region is controlled by the *CDMMBase* CP0 register, as described in Refer to 5.2.28 "CDMMBase Register (CP0 Register 15, Select 2)" on page 151.

Refer to MIPS® Architecture For Programmers Volume III [11] for full details on the CDMM.

## 9.11.2 Fast Debug Channel Interrupt

The FDC block can generate an interrupt to inform software of incoming data being available or space being available in the outgoing FIFO. This interrupt is handled similarly to the timer or performance counter interrupts. The CauseFDCI bit indicates that the interrupt is pending. The interrupt is also sent to the core output SI\_FDCI where it is combined with one of the SI\_Int pins. For non-EIC mode, the SI\_IPFDCI input indicates which interrupt pin is has been combined with and this information is reflected in the IntCtIIPFDCI field. Note that this interrupt is a regular interrupt and not a debug interrupt.

The FDC Configuration Register (see Section 9.11.6.2 "FDC Configuration (FDCFG) Register (Offset 0x8)") includes fields for enabling and setting the threshold for generating each interrupt. Receive and transmit interrupt thresholds are specified independently, but they are ORed together to form a single interrupt.

The following interrupt thresholds are supported:

- Interrupts Disabled: No interrupt will be generated and software must poll the status registers to determine if incoming data is available or if there is space for outgoing data.
- Minimum Core Overhead: This setting minimizes the core overhead by not generating an interrupt until the receive FIFO (RxFIFO) is completely full or the transmit FIFO (TxFIFO) is completely empty.
- Minimum latency: To have the core take data as soon as it is available, the receive interrupt can be fired whenever the RxFIFO is not empty. There is a complimentary TxFIFO not full setting although that may not be quite as useful.
- Maximum bandwidth: When configured for minimum core overhead, bandwidth between the probe and core can
  be wasted if the core does not service the interrupt before the next transfer occurs. To reduce the chances of this
  happening, the interrupt threshold can be set to almost full or almost empty to generate an interrupt earlier. This

setting causes receive interrupts to be generated when there are 0 or 1 unused RxFIFO entries. Transmit interrupts are generated when there are 0 or 1 used TxFIFO entries (see note in following section about this condition)

#### 9.11.3 M6250 Core FDC Buffers

Figure 9.34 shows the general organization of the transmit and receive buffers on the M6250 core.

Load from FDSTAT Load from FDRX Store Address Store Data to FDTXn Addr Decode TxFIFO RXFIFO 7 Chan Data Data Chan 00 Data Chan Data Chan SI CkIn EJ\_TCK Chan Data Data Chan Capture-D Úpdate-DR EJ TDO EJ\_TDI Status Data Chan Shift Register Control Logic

Figure 9.34 Fast Debug Channel Buffer Organization

One particular thing to note is the asynchronous crossings between the *EJ\_TCK* and *SI\_ClkIn* clock domains. This crossing is handled with a handshake interface that safely transfers data between the domains. Two data registers are included in this interface, one in the source domain and one in the destination domain. The control logic actively manages these registers so that they can be used as FIFO entries. The fact that one FIFO entry is in the *EJ\_TCK* clock domain is normally transparent, but it can create some unexpected behavior:

TxFIFO availability: Data is first written into the SI\_Clk FIFO entries, then into the EJ\_TCK FIFO entry, requiring several EJ\_TCK cycles to complete the handshake and move the data. EJ\_TCK is generally much slower than SI\_ClkIn, and may even be stopped (although that would be uncommon when this feature is in use). This can result in not enough space for new data, even though there are only N-1 data values queued up. To prevent the loss of data, the TxF flag in FDSTAT is set when all of the SI\_ClkIn FIFO entries are full. Software writes to the

FIFO should always check the *TxF* bit before attempting the write and should not make any assumptions about being able to use all entries arbitrarily. i.e., software seeing the *FxE* bit set should not assume that it can write *TxCnt* data words without checking for full.

- TxFIFO Almost Empty Interrupt: As transmit data moves from SI\_ClkIn to EJ\_TCK, both of the flops will temporarily look full. This makes it difficult to determine when just 1 FIFO entry is in use. To enable a simpler condition, the almost empty TxInterrupt condition is set when all of the SI\_ClkIn FIFO entries are empty. When this condition is met, there will be 0 or 1 valid entries. However, the interrupt will not be asserted when there is only one valid entry if it is an SI\_ClkIn entry
- The RxFIFO has similar characteristics, but these are even less visible to software since SI\_ClkIn must be running to access the FDC registers.

## 9.11.4 Sleep mode

FDC data transfers do not prevent the core from entering sleep mode and will proceed normally in sleep mode. The FDC block monitors the TAP interface signals with a free-running clock. When new receive data is available or transmit data can be sent, the gated clock will be enabled for a few cycles to transfer the data and then allowed to stop again. If FDC interrupts are enabled, transferring data may cause an interrupt to be generated which can wake the core up.

# 9.11.5 FDC TAP Register

The FDC TAP instruction performs a 38-bit bidirectional transfer of the FDC TAP register. The register format is shown in Figure 9.35 and the fields are described in Figure 9.38

Figure 9.35 FDC TAP Register Format

	37	36	35	32	31		U
In	Probe Data Accept	Data In Valid		ChannelID		Data	
Out	Receive Buffer Full	Data Out Valid		ZijamičiiD		Data	

**Table 9.38 FDC TAP Register Field Descriptions** 

Fields  Name Bits			Read /	Reset	
		Description	Write	State	
Probe Data Accept	37	Indicates to core that the probe is accepting the data that was scanned out.	W	Undefined	
Data In Valid	36	Indicates to core that the probe is sending new data to the receive FIFO.	W	Undefined	
Receive Buf- fer Full	37	Indicates to probe that the receive buffer is full and the core will not accept the data being scanned in. Analogous to ProbeDataAccept, but opposite polarity	R	0x0	
Data Out Valid	36	Indicates to probe that the core is sending new data from the transmit FIFO	R	0	

Table 9.38 FDC TAP Register Field Descriptions

Fields  Name Bits			Read /	Reset	
		Description	Write	State	
ChannelID	35:32	Channel number associated with the data being scanned in or out. This field can be used to indicate the type of data that is being sent and allow independent communication channels  Scanning in a value with ChannelID=0xd and Data In Valid = 0 will generate a receive interrupt. This can be used when the probe has completed sending data to the core.	R/W	Undefined	
Data	31:0	Data value being scanned in or out	R/W	Undefined	

# 9.11.6 Fast Debug Channel Registers

This section describes the Fast Debug Channel registers. CPU access to FDC is via loads and stores to the FDC device in the Common Device Memory Map (CDMM) region. These registers provide access control, configuration and status information, as well as access to the transmit and receive FIFOs. The registers and their respective offsets are shown in Table 9.39

**Table 9.39 FDC Register Mapping** 

Offset in CDMM device block	Register Mnemonic	Register Name and Description		
0x0	FDACSR	FDC Access Control and Status Register		
0x8	FDCFG	FDC Configuration Register		
0x10	FDSTAT	FDC Status Register		
0x18	FDRX	FDC Receive Register		
0x20 + 0x8* n	FDTXn	FDC Transmit Register n $(0 \le n \le 15)$		

### 9.11.6.1 FDC Access Control and Status (FDACSR) Register (Offset 0x0)

This is the general CDMM Access Control and Status register which defines the device type and size and controls user and supervisor access to the remaining FDC registers. The Access Control and Status register itself is only accessible in kernel mode. Figure 9.36 has the format of an Access Control and Status register (shown as a 64-bit register), and Table 9.40 describes the register fields.

Figure 9.36 FDC Access Control and Status Register



Table 9.40 FDC Access Control and Status Register Field Descriptions

Fields			Read /	Reset
Name	Name Bits Description		Write	State
DevType	31:24	This field specifies the type of device.	R	0xfd


**Table 9.40 FDC Access Control and Status Register Field Descriptions (Continued)** 

Fields			Read /	Reset	
Name	Bits	Description	Write	State	
DevSize	DevSize 21:16 This field specifies the number of extra 64-byte blocks allocated to this device. The value 0x2 indicates that this device uses 2 extra, or 3 total blocks.		R	0x2	
DevRev	15:12	This field specifies the revision number of the device. The value 0x0 indicates that this is the initial version of FDC	R	0x0	
Uw	3	This bit indicates if user-mode write access to this device is enabled. A value of 1 indicates that access is enabled. A value of 0 indicates that access is disabled. An attempt to write to the device while in user mode with access disabled is ignored.	R/W	0	
Ur	2	This bit indicates if user-mode read access to this device is enabled. A value of 1 indicates that access is enabled. A value of 0 indicates that access is disabled. An attempt to read from the device while in user mode with access disabled will return 0 and not change any state.	R/W	0	
Sw	1	This bit indicates if supervisor-mode write access to this device is enabled. A value of 1 indicates that access is enabled. A value of 0 indicates that access is disabled.	R/W	0	
Sr	This bit indicates if supervisor-mode read access to this device is enabled. A value of 1 indicates that access is enabled. A value of 0 indicates that access is disabled.		R/W	0	
0	11:4	Reserved for future use. Ignored on write; returns zero on read.	R	0	

## 9.11.6.2 FDC Configuration (FDCFG) Register (Offset 0x8)

The FDC configuration register holds information about the current configuration of the Fast Debug Channel mechanism. Figure 9.37 has the format of the FDC Configuration register, and Table 9.41 describes the register fields.

### Figure 9.37 FDC Configuration Register



### **Table 9.41 FDC Configuration Register Field Descriptions**

Fields  Name Bits			Read /	Reset
		Description	Write	State
0	31:20	Reserved for future use. Read as zeros, must be written as zeros.	R	0

**Table 9.41 FDC Configuration Register Field Descriptions (Continued)** 

Fields				Read /	Reset
Name	Bits		Description	Write	State
TxIntThresh	19:18	state of the TxF	er transmit interrupts are enabled and the IFO needed to generate an interrupt.	R/W	0
		Encoding	Meaning		
		0	Transmit Interrupt Disabled		
		1	Empty		
		2	Not Full		
		3	Almost Empty - zero or one entry in use (see 9.11.2 for specifics)		
RxIntThresh	17:16		Controls whether receive interrupts are enabled and the state of the RxFIFO needed to generate an interrupt.		0
		Encoding	Meaning		
		0	Receive Interrupt Disabled		
		1	Full		
		2	Not empty		
		3	Almost Full - zero or one entry free		
TxFIFOSize	15:8	This field holds FIFO.	the total number of entries in the transmit	R	Preset
RxFIFOSize	7:0	This field holds FIFO.	the total number of entries in the receive	R	Preset

### 9.11.6.3 FDC Status (FDSTAT) Register (Offset 0x10)

The FDC Status register holds up to date state information for the FDC mechanism. Figure 9.38 shows the format of the FDC Status register, and Table 9.42 describes the register fields.

Figure 9.38 FDC Status Register

31	24	23 16	15		7 4	3	2	1	0
	Tx_Count	Rx_Count		0	RxCha		E RxF	TxE	TxF

**Table 9.42 FDC Status Register Field Descriptions** 

Fields Name Bits			Read /	Reset
		Description	Write	State
Tx_Count	31:24	This optional field is not implemented and will read as 0	R	0
Rx_Count	23:16	This optional field is not implemented and will read as 0	R	0
0	15:8	Reserved for future use. Must be written as zeros and read as zeros.	R	0
RxChan	7:4	This field indicates the channel number used by the top item in the receive FIFO. This field is only valid if RxE=0.	R	Undefined

Table 9.42 FDC Status Register Field Descriptions (Continued)
---

Fields			Read /	Reset	
Name	Bits	Description	Write	State	
RxE	3	If RxE is set, the receive FIFO is empty. If RxE is not set, the FIFO is not empty.		1	
RxF	2	If RxF is set, the receive FIFO is full. If RxF is not set, the FIFO is not full.	R	0	
TxE	1	If TxE is set, the transmit FIFO is empty. If TxE is not set, the FIFO is not empty.	R	1	
TxF	0	If TxF is set, the transmit FIFO is full. If TxF is not set, the FIFO is not full.	R	0	

#### 9.11.6.4 FDC Receive (FDRX) Register (Offset 0x18)

This register exposes the top entry in the receive FIFO. A read from this register returns the top item in the FIFO and removes it from the FIFO itself. The result of a write to this register is **UNDEFINED**. The result of a read when the FIFO is empty is also **UNDEFINED** so software must check the RxE flag in FDSTAT prior to reading. Figure 9.39 shows the format of the FDC Receive register, and Table 9.43 describes the register fields.

Figure 9.39 FDC Receive Register



**Table 9.43 FDC Receive Register Field Descriptions** 

Fie	lds		Read /	Reset
Name	Bits	Description		State
RxData	31:0	This register holds the top entry in the receive FIFO	R	Undefined

#### 9.11.6.5 FDC Transmit n (FDTXn) Registers (Offset 0x20 + 0x8\*n)

These sixteen registers access the bottom entry in the transmit FIFO. The different addresses are used to generate a 4b channel identifier that is attached to the data value. This allows software to track different event types without needing to reserve a portion of the 32b data as a tag. A write to one of these registers results in a write to the transmit FIFO of the data value and channel ID corresponding to the register being written. Reads from these registers are **UNDE-FINED**. Attempting to write to the transmit FIFO if it is full has **UNDEFINED** results. Hence, the software running on the core must check the *TxF* flag in FDSTAT to ensure that there is space for the write. Figure 9.40 shows the format of the FDC Transmit register, and Table 9.44 describes the register fields.

Figure 9.40 FDC Transmit Register



**Table 9.44 FDC Transmit Register Field Descriptions** 

Fields			Read /	Reset
Name	Bits	Description	Write	State
TxData	31:0	This register holds the bottom entry in the transmit FIFO	W, Unde- fined value on read	Undefined

#### Table 9.45 FDTXn Address Decode

Address	Channel	Address	Channel	Address	Channel	Address	Channel
0x20	0x0	0x40	0x4	0x60	0x8	0x80	0xc
0x28	0x1	0x48	0x5	0x68	0x9	0x88	0xd
0x30	0x2	0x50	0x6	0x70	0xa	0x90	0xe
0x38	0x3	0x58	0x7	0x78	0xb	0x98	0xf

# 9.12 Examples of Debug Operations

Example: Write to OCR, no other operations. The MDH JTAG sequence is:

IR: select DEVICEADDR

DR: write 0x0 -> assumes device address of Viking core is 0.

Note: A[6:0] are reserved and not writable, return 0

IR: select APBACCESS

DR: scan in: execute=1; RnW=W; Addr=0x05 (OCR reg); data=32 bit value to be written

scanned out: <don't care>

DR: scan in: execute=0; <the rest are don't cares>

scan out: if valid=1 write completed, OK/Fault and error codes are also valid; probe checks these for any errors

if valid = 0 probe continues to scan in execute = 0 until OCR= 1 is returned

-----

#### Example: Read OCR register, no other operations.

Assuming DEVICEADDR is already set up and IR has selected APBACCESS

DR: scan in: execute=1; RnW=R; Addr=0x05; data=<don't care>

scanned out: <don't care>

DR: scan in: execute=0 <the remaining fields are don't cares>

scan out: valid = 1; OK/Fault = 1; data=OCR value

if valid=1 read completed

if valid = 0 probe continues to scan in execute = 0 until valid = 1 at which time data = OCR value

-----

#### Example: Cause core to execute a sequence of instructions in debug mode

Assuming DEVICEADDR is already set up and IR has selected APBACCESS

```
First - check that core is in debug mode by polling OCR

DR: scan in: execute=1; RnW=R; Addr=0x05 (OCR reg);
    scanned out: <don't care>

DR: scan in: execute=1; RnW=R; Addr=0x05 (OCR reg);
    scan out: OCR value (from previous scan in). probe checks: if OCR.DM = 0 continue scans

DR: scan in: execute=1; RnW=R; Addr=0x05 (OCR reg);
    scan out: OCR value (from previous scan in). if OCR.DM = 1 move on
    now cause core to execute a series of instructions in debug mode

DR: scan in: execute=1; RnW=W; Addr=0x04 (DATA reg); set Data = instr1 opcode
    scan out: ignore

DR: scan in: execute=1; RnW=W; Addr=0x04 (DATA reg); set Data = instr2 opcode
    scan out: if valid=1 write completed so instr1 has executed
    if valid = 0 probe continues to scan in instr2 with execute = 1 until valid = 1 at which time instr1 completed

DR: scan in: execute=1; RnW=W; Addr=0x04 (DATA reg); set Data = instr3 opcode
    <etc on polling valid = 1>
```

If the instruction is a load from dmseg then the next DR scan in is a Write to DATA with the value being passed from the probe to the core

If the instruction is a store to dmseg then the next DR scan in is a Read of DATA of the value being picked up by the probe

-----

#### Example: Read the DCR register, which is at offset 0 of drseg

```
Assuming DEVICEADDR is already set up and IR has selected APBACCESS
```

DR: scan in: execute=1; RnW=W; Addr=0x06 (DRSEG\_ADDR reg); set Data = 0x7F300000 (A31=0 means no auto-incr)

scan out: ignore

DR: scan in: execute=1; RnW=R; Addr=0x07 (DRSEG\_DATA reg); Data = <don't care>

scan out: check valid=1 that write to DRSEG ADDR was successful

DR: scan in: execute=0; <remaining fields are don't cares>

scan out: check valid=1 that read of DRSEG\_DATA was successful; if it wasn't continue the scan, if it was, save data field which is DCR contents.

-----

## **Example: Take multiple pcsamples**

Assuming DEVICEADDR is already set up and IR has selected APBACCESS

The sequence is to read PCSAMPLE1 register then PCSAMPLE2 register continuously; probe concatenates the two sample data values into one complete sample set. Note: the data scanned out is always from the previous sample register read

```
DR: scan in: execute=1; RnW=R; Addr=0x08 (PCSAMPLE1 reg); Data = <don't care> scan out: ignore

DR: scan in: execute=1; RnW=R; Addr=0x09 (PCSAMPLE2 reg); Data = <don't care> scan out: check valid=1 that read of PCSAMPLE1 was successful; if it was, save data as lower 32 bits of first sample

DR: scan in: execute=1; RnW=R; Addr=0x08 (PCSAMPLE1 reg); Data = <don't care> Start 2nd sample
```

scan out: check valid=1 that read of PCSAMPLE2 was successful; if it was, save data as upper 32 bits of first sample; probe extracts the fields, buffers, then sends a set of samples to host the size of a comm packet <continue>

The probe may need to check for target hitting a breakpoint or being reset periodically. So the probe will need to read the OCR to check DbgBrk and Rocc, then return to pc sampling.

# MIPS32® Instruction Set Architecture

This chapter provides an overview of the M6250 MIPS32 instruction set, including a description of CPU instruction formats, instruction access types, and descriptions of the instructions grouped by function.

## 10.1 MIPS32® Release 6 ISA

The M6250 processor core supports the MIPS32 Release 6 ISA, which maintains backward-compatibility with previous releases using trap-and-emulate or trap-and-patch; all pre-Release 6 binaries can execute under binary translation. The new R6 unconditional compact branches without a forbidden slot allow single-instruction patching.

# 10.2 CPU Instruction Formats

All CPU instructions consist of a single 32-bit word, aligned on a word boundary.

There are three basic instruction formats: register (R-type), immediate (I-type), and jump (J-type), shown in Figure 10.1 through Figure 10.8). The fields in the instruction formats are described in Table 10.1.

For MIPS instructions, the layout of the bit fields in instructions is little-endian, regardless of the endianness mode in which the processor is executing. Bit 0 of an instruction is always the right-most bit in the instruction, while bit 31 is always the left-most bit in the instruction. The major opcode is always the left-most 6 bits in the instruction.

**Field** Description 6-bit primary operation code. The 6 most-significant bits of the instruction encoding opcode 6-bit function field used to specify functions within the primary opcode SPECIAL. The 6 function least-significant bits of the instruction encoding. 5-bit specifier for the destination register. rd5-bit specifier for the source register. rt 5-bit specifier for the target (source/destination) register sa 5-bit shift amount 5-bit specifier for the target (source/destination) register or used to specify functions within the rtprimary opcode REGIMM.

16-bit signed immediate used for logical operands, arithmetic signed operands, load/store

address byte offsets, and PC-relative branch signed instruction displacement.

Table 10.1 CPU Instruction Format Fields

5-bit shift amount.

sa

immediate16

Table 10.1 CPU Instruction Format Fields (Continued)


Field	Description
immediate	A constant stored inside the instruction (as opposed to a constant separately in memory, that must be accessed using a load instruction).
	Unless further qualified, <i>immediate</i> typically refers to a 16-bit immediate occupying the least significant 16 bits of a 32-bit MIPS instruction. This 16-bit signed immediate is used for logical operands, arithmetic signed operands, load/store address byte offsets, and PC-relative branch signed instruction displacements.
	Some instructions have other immediate widths, for example, 9-, 10-, 21-, and 26-bit offsets and displacements, and the 26-bit instr_index.
offset	An immediate constant in the instruction, used in forming a memory address or a PC-relative branch target. 16-bit offsets using the 16-bit immediate field are most common, although certain instructions have 9-, 18-, 19-, 21-, and 26-bit offsets.
instr_index	26-bit index shifted left two bits to supply the low-order 28 bits of the jump target address.

Figure 10.1 Register (R-Type) CPU Instruction Format

31	26	25 21	20 16	15 11	10 6	5 0
	opcode	rs	rt	rd	sa	function
,	6	5	5	5	5	6


Several different Immediate (I-Type) instruction formats are shown in Figure 10.2. The 16-bit immediate constant inside the first instruction format can be used for both computation and memory/branch offset; the immediates in the other formats are mainly used as memory offset or branch displacement.

Figure 10.2 Immediate (I-Type) CPU Instruction Formats Summary



The most common MIPS Immediate (I-Type) instruction format is the Imm16 format shown in Figure 10.3. The 16-bit signed immediate is used for logical operands, arithmetic signed operands, load/store address byte offsets, and PC-relative branch signed instruction displacements.


Figure 10.3 Immediate (I-Type) Imm16 CPU Instruction Format



The Immediate (I-Type) Off21 CPU instruction format, shown in Figure 10.4, is used by instructions that compare a register against zero and branch (e.g., BLTZC), with larger than the usual 16-bit span.


Certain PC-relative instructions use offsets 18- and 19-bits wide, using the low-order bits of the 21-bit immediate as extra opcode bits.

Figure 10.4 Immediate (I-Type) Off21 CPU Instruction Format



The Immediate (I-Type) Off26 CPU instruction format, shown in Figure 10.5, is used for PC- relative branches with very large displacements, namely BC and BALC. The 26-bit immediate, shifted leftby 2 bits, yields a span of 28-bits, or +/- 128 megabytes of instructions.

Figure 10.5 Immediate (I-Type) Off26 CPU Instruction Format




The Immediate (I-Type) Off11 CPU instruction format, shown in Figure 10.6, is used for encodings of Coprocessor 2 load and store instructions (LWC2, SWC2, LDC2, SWC2).

Figure 10.6 Immediate (I-Type) Off11 CPU Instruction Format



The Immediate (I-Type) Off9 CPU Instruction Format format, shown in Figure 10.7, provides a 9-bit memory offset.

#### Figure 10.7 Immediate (I-Type) Off9 CPU Instruction Format



The Jump (J-Type) CPU instruction format is shown in Figure 10.8. This format is used in the instructions J (jump), JAL (jump-and-link), and JALX (jump and link-exchange), where the *instr\_index* bits replaced corresponding bits in the PC.

# Figure 10.8 Jump (J-Type) CPU Instruction Format



#### 10.2.0.1 PC-relative Loads

PC-relative loads have a span of +/- 1 Megabytes. The LWPC instruction loads a 32-bit word from a PC-relative address, formed by adding the word-aligned PC to a sign- extended 19-bit immediate shifted left by 2 bits, giving a 21-bit span.

Note that PC-relative load instructions can only generate aligned memory addresses.

## 10.3 Load and Store Instructions

MIPS processors use a load/store architecture; all operations are performed on operands in processor registers. and main memory is accessed only through load and store instructions. Load and store instructions are of type immediate (I-type).

## 10.3.1 Scheduling a Load Delay Slot

A load instruction that does not allow its result to be used by the instruction immediately following is called a *delayed load instruction*. The instruction slot immediately following this delayed load instruction is referred to as the *load delay slot*.

In the M6250 core, the instruction immediately following a load instruction can use the contents of the loaded register; however, in such cases hardware interlocks insert additional real cycles. Although not required, the scheduling of load delay slots can be desirable, both for performance and R-Series processor compatibility.

# 10.3.2 Load and Store Access Types

*Access type* indicates the size of a core data item to be loaded or stored, set by the load or store instruction opcode. The following data sizes are transferred by CPU load and store instructions:

- Byte
- Halfword
- Word

Signed and unsigned integers of different sizes are supported by loads that either sign-extend or zero-extend the data loaded into the register.

Regardless of access type or byte ordering (endianness), the address given specifies the low-order byte in the addressed field. For a big-endian configuration, the low-order byte is the most-significant byte; for a little-endian configuration, the low-order byte is the least-significant byte.

The access type, together with the three low-order bits of the address, define the bytes accessed within the addressed word as shown in Table 10.2. Only the combinations shown in the Table are permissible; other combinations cause address error exceptions.

**Bytes Accessed Low Order Big Endian** Little Endian **Address Bits** --0) **Byte** Access Type **Byte** Word Triplebyte Halfword 

Table 10.2 Byte Access Within a Word

Table 10.2 Byte Access Within a Word

						В	ytes A	ccess	ed		
	Low Order Address Bits		(31-		ndian	0)	(31-		Endian	· 0)	
Access Type	2	1	0	Byte		Byte					
Byte	0	0	0	0							0
	0	0	1		1					1	
	0	1	0			2			2		
	0	1	1				3	3			

## 10.3.3 PC-relative Loads

The M6250 core provides the following PC-relative loads with a span of +/- 1 Megabytes:

- LWPC: Loads a 32-bit word from a PC-relative address, formed by adding the word-aligned PC to a sign-extended 19-bit immediate shifted left by 2 bits, giving a 21-bit span.
- LWUPC: Loads a 32-bit unsigned word from a PC-relative address, formed by adding the word-aligned PC to a sign-extended 19-bit immediate shifted left by 3 bits, giving a 21-bit span.
- LDPC: Loads a 64-bit doubleword from a PC-relative address, formed by adding the PC, aligned to 8 bytes by masking off the low 3 bits, to a sign-extended 18-bit immediate, shifted left by 3 bits, giving a 21-bit span.

Note that PC-relative load instructions can only generate aligned memory addresses.

Table 10.3 PC-relative Loads

Mnemonic	Instruction
LWPC	Load Word, PC-relative
LWUPC	Load Unsigned Word, PC-relative
LDPC	Load Doubleword, PC-relative

# 10.4 Computational Instructions

Computational instructions can be either in register (R-type) format, in which both operands are registers, or in immediate (I-type) format, in which one operand is a 16-bit immediate.

Computational instructions perform the following operations on register values:

- Arithmetic
- Logical
- Shift
- Multiply
- Divide

These operations fit in the following four categories of computational instructions:

- ALU Immediate
- Three-operand Register-type
- Shift
- Multiply And Divide

# 10.4.1 Cycle Timing for Multiply and Divide Instructions

Any multiply instruction in the integer pipeline is transferred to the multiplier as remaining instructions continue through the pipeline.

# 10.4.2 ALU Immediate and Three-Operand Instructions

The *immediate* operand is treated as a signed value for the arithmetic and compare instructions, and treated as a logical value (zero-extended to register length) for the logical instructions.

The M6250 provides the instructions shown in Table 10.4 that are especially suited to address computations and the creation of large constants. Large constants can be formed efficiently using the upper bits with the 16-bit immediates available in most memory access and arithmetic instructions.

Mnemonic	Instruction
LSA	Left Shift Add (Word)
AUI	Add Upper Immediate (Word)
ADDIUPC	Add Immediate Unsigned to PC
AUIPC	Add Upper Immediate to PC
ALUIPC	Aligned Add Upper Immediate to PC

**Table 10.4 Address Computation and Large Constant Instructions** 

- **Left Shift Add:** LSA add two registers, one of which is optionally shifted by a scaling factor from 1 to 4, corresponding to a scaling multiplication, e.g., by element size in an array, by 1, 2, 4, 8, or 16.
- Add Upper Immediate: AUI adds an immediate value to a register. The immediate value is sign-extended and shifted by 16 bits.
- Add Immediate Unsigned PC: ADDIUPC adds an immediate value to the lower bits of the PC, This instruction performs a PC-relative address calculation. The 19-bit immediate is shifted left by 2 bits, sign-extended, and added to the address of the ADDIUPC instruction. The result is placed in GPR rs.
- Add Upper Immediate PC: AUIPC adds the immediate to the upper bits 31:16 of the PC. This instruction performs a PC-relative address calculation. The 16-bit immediate is shifted left by 16 bits and sign-extended, and added to the address of the AUIPC instruction. The result is placed in GPR rs.
- Add Lower Unsigned Immediate PC: ALUIPC adds the immediate to the upper bits of the PC, zeroing the low 16 bits of the PC. This instruction performs a PC-relative address calculation. The 16-bit immediate is shifted left by 16 bits, sign-extended, and added to the address of the ALUIPC instruction. The low 16 bits of the result are cleared, that is the result is aligned on a 64K boundary. The result is placed in GPR rs.

Note: These instructions sign-extend the 16-bit immediate. The "unsigned" in the name "Add Immediate Unsigned to PC" means that 32-bit overflow detection is not performed. Compare to ADD/ADDU.

#### 10.4.3 Shift Instructions

The BITSWAP instruction reverses the bits in every byte of its operand. BITSWAP corresponds to MIPS DSP Module BITREV.

The ALIGN instruction concatenates its two operands and the same-width contiguous subset from the concatenation at byte granularity. ALIGN is useful for extracted data at a misaligned memory address from two aligned memory load results. ALIGN corresponds to MIPS DSP Module BALIGN.

**Table 10.5 Shift Instructions** 

Mnemonic	Instruction
ALIGN	Extract byte-aligned word from concatenation of two words
BITSWAP	Swap bits in every byte of word operand

# 10.4.4 Multiply and Divide Instructions

The multiply and divide instructions produce results that are the same width as their operands, using GPRs as both input and output.

- Multiply-low instructions (MUL, MULU) produce the low 32-bits of the product.
- **Multiply-high** instructions (MUH, MUHU) produce the high 32-bits of the product.

Note that the low half of a product is the same for signed and unsigned 2's-complement multiplication, but the upper half differs, for example, MUL and MULU produce the same result, but MUH and MUHU produce different results.

- **Divide** instruction produce a quotient that is loaded into a single GPR destination (DIV, DIVU)
- Modulus instructions produce a remainder that is loaded into a single GPR destination (MOD, MODU)

If a full double-width product is desired for a multiplication, or both quotient and remainder are desired for a division, the appropriate same-width instructions should be used in close proximity to permit hardware optimizations. For example, the multiply-low instruction MULU may retain its result, to be provided to the following multiply-high MUHU instruction.

Table 10.6 lists the same-width multiply and divide instructions.

Table 10.6 Multiply/Divide Instructions

Mnemonic	Instruction
MUL	Multiply word, Low part, signed
MUH	Multiply word, High part, signed
MULU	Multiply word, Low part, Unsigned
MUHU	Multiply word, High part, Unsigned

Table 10.6 Multiply/Divide Instructions (Continued)

Mnemonic	Instruction
DIV	Divide words, signed
MOD	Modulus remainder word division, signed
DIVU	Divide words, Unsigned
MODU	Modulus remainder word division, Unsigned

# 10.5 Jump and Branch Instructions

Jump and branch instructions change the control flow of a program. All jump and branch instructions occur with a delay of one instruction: that is, the instruction immediately following the jump or branch (this is known as the instruction in the *delay slot*) always executes while the target instruction is being fetched from storage.

# 10.5.1 Overview of Jump Instructions

Subroutine calls in high-level languages are usually implemented with Jump or Jump and Link instructions, both of which are J-type instructions. In J-type format, the 26-bit target address shifts left 2 bits and combines with the high-order 4 bits of the current program counter to form an absolute address.

Returns, dispatches, and large cross-page jumps are usually implemented with the Jump Register or Jump and Link Register instructions. Both are R-type instructions that take the 32-bit byte address contained in one of the general purpose registers.

For more information about jump instructions, refer to the individual instructions in Chapter 11, "M6250 MIPS32® Processor Core Instructions" on page 298.

#### 10.5.2 Branch Instructions

All branch instruction target addresses are computed by adding the address of the instruction in the delay slot to the 16-bit *offset* (shifted left 2 bits and sign-extended to 32 bits). All branches occur with a delay of one instruction.

#### 10.5.2.1 Compact Jump and Compact Branch Instructions

The M6250 core provides conditional and unconditional compact branches and compact jumps, shown in Table 10.7. Conditional compact branches and jumps do not have a delay slot. but have instead a *forbidden slot*. Unconditional compact branches and jumps have neither a delay slot nor a forbidden slot.

The following instructions must not be placed in either a branch delay slot or a forbidden slots: ERET, ERETNC, DERET, WAIT, PAUSE, and any CTI, including branches and jumps,. Their occurrence is required to signal a Reserved Instruction exception.

**Table 10.7 Compact Branch and Jump Instructions** 

Offset	Span	Mnemonic	Instruction
Unconditional Branch and Call		h and Call	

Offset	Span	Mnemonic	Instruction
	+/-	BC	Compact Branch
26 128MB		BALC	Compact Branch And Link
Indexed J	lumps (regis	ster + unscaled offset)	
		JIC	Compact Jump Indexed
16	+/-32K	JIALC	Compact Jump Indexed And Link
Compare	to Zero		
		BEQZC	Compact Branch if Equal to Zero
21	+/- 4MB	BNEZC	Compact Branch if Not Equal to Zero
		BLEZC	Compact Branch if Less Than or Equal to Zero
16	+/- 128KB	BGEZC	Compact Branch if Greater Than or Equal to Zero
10	12010	BGTZC	Compact Branch if Greater Than Zero
		BLTZC	Compact Branch if Less Than Zero
Condition	nal calls, co	mpare against zero	
		BEQZALC	Compact Branch if Equal to Zero, And Link
16	+/- 128KB	BNEZALC	Compact Branch if Not Equal to Zero, And Link
10	12000	BLEZALC	Compact Branch if Less Than or Equal to Zero, And Link
		BGEZALC	Compact Branch if Greater Than or Equal to Zero, And Link
		BGTZALC	Compact Branch if Greater Than Zero, And Link
		BLTZALC	Compact Branch if Less Than Zero, And Link
Compare	equality reg	g-reg	
	+/-	BEQC	Compact Branch if Equal
16	128KB	BNEC	Compact Branch if Not Equal
Compare	signed reg-	reg	
	+/-	BGEC	Compact Branch if Greater than or Equal
16	128KB	BLTC	Compact Branch if Less Than
Compare	Unsigned r	eg-reg	
	+/-128K	BGEUC	Compact Branch if Greater than or Equal, Unsigned
16	В	BLTUC	Compact Branch if Less Than, Unsigned
Aliases C	btained by	Reversing Operands	
		BLEC	Compact Branch if Less Than or Equal
16	+/- 128KB	BGTC	Compact Branch if Greater Than
10	12010	BLEUC	Compact Branch if Less than or Equal, Unsigned
		BGTUC	Compact Branch if Greater Than, Unsigned
Branch if	Overflow		
	+/-128K	BOVC	Compact Branch if Overflow (word)
16	В	BNVC	Compact Branch if No overflow, word

## 10.6 Control Instructions

Control instructions allow the software to initiate traps; they are always R-type. These instructions transfer control to a kernel-mode software exception handler. There are two types of exceptions, *conditional* and *unconditional*. They are caused by the following instructions:

- System call and breakpoint instructions, which cause unconditional exceptions (Table 10.8).
- Trap instructions, which cause conditional exceptions based on the result of a comparison (Table 10.9).

**Table 10.8 System Call and Breakpoint Instructions** 

Mnemonic	Instruction
BREAK	Breakpoint
BREAK16	Breakpoint (16-bit Instruction Size)
SYSCALL	System Call

**Table 10.9 Trap-on-Condition Instructions Comparing Two Registers** 

Mnemonic	Instruction
TEQ	Trap if Equal
TGE	Trap if Greater Than or Equal
TGEU	Trap if Greater Than or Equal Unsigned
TLT	Trap if Less Than
TLTU	Trap if Less Than Unsigned
TNE	Trap if Not Equal

# 10.7 Coprocessor Instructions

CP0 instructions perform operations on the System Control Coprocessor registers to manipulate the memory management and exception handling facilities of the processor. Refer to Chapter 11, "M6250 MIPS32® Processor Core Instructions" on page 298 for a listing of CP0 instructions.

## 10.8 Miscellaneous Instructions

#### 10.8.1 Conditional Select Instructions

The conditional select instructions test the C- compatible zero/nonzero value of a GPR and select a GPR or 0. These instructions are compatible with the truth values in the C language, and they have only two register inputs (the third input, 0, is implicit). They are listed in Table 10.10.).

**Table 10.10 CPU Conditional Select Instructions** 

Mnemonic	Instruction
SELEQZ	Select GPR rs if GPR rt is Equal to Zero, else select 0
SELNEZ	Select GPR rs if GPR rt is Not Equal to Zero, else select 0

#### 10.8.2 Prefetch Instruction

The PREF instruction is used to indicate that memory is likely to be used in a particular way in the near future and should be prefetched into the cache. A *hint* field may indicate prefetch policies, such as which cache they are fetched into and whether reading or writing is intended. The PREF instruction uses register+offset addressing.

#### 10.8.3 NOP Instructions

The NOP instruction is actually encoded as an all-zero instruction. MIPS processors special-case this encoding as performing no operation, and optimize execution of the instruction.

In addition, the SSNOP instruction takes up one issue cycle on any processor, including super-scalar implementations of the architecture. SSNOP is treated like an ordinary NOP.

**Table 10.11 NOP Instructions** 

Mnemonic	Instruction
NOP	No Operation
SSNOP	Superscalar Inhibit NOP

## 10.9 MCU ASE Instructions

The MCU ASE includes some new instructions which are particularly useful in microcontroller applications.

## 10.9.1 ACLR

This instruction allows a bit within an uncached I/O control register to be atomically cleared; that is, the read-modify byte write sequence performed by this instruction cannot be interrupted.

## 10.9.2 ASET

This instruction allows a bit within an uncached I/O control register to be atomically set; that is, the read-modify byte write sequence performed by this instruction cannot be interrupted.

## 10.9.3 IRET

This instruction can be used as a replacement for the ERET instruction when returning from an interrupt. This instruction implements the Automated Interrupt Epilogue feature, which automates restoring some of the CP0 registers from the stack and updating the C0\_Status register in preparation for returning to non-exception mode. This instruction also implements the optional Interrupt Chaining feature, which allows a subsequent interrupt to be handled without returning to non-exception mode.

## 10.9.4 ASET/ACLR Unique Behaviors

The ASET and ACLR instructions are atomic read-modify-write operations that typically cannot be interrupted after the operations have begun. This causes some restrictions on the handling of various debug and asynchronous exceptions:

- If a data breakpoint was enabled with data-value matching, the breakpoint exception will occur prior to the read operation, regardless of the data-value comparison result. This is preferable to the breakpoint occurring after the write operation, when the data-value in memory has already been modified.
- If a data breakpoint was enabled with store-only matching, the breakpoint exception will occur prior to the read operation, that is, before the write operation has begun.
- If there is a bus error, parity, or ECC exception initiated by the read or write operation, the ASET/ACLR will be
  interrupted, and it the responsibility of the SOC to deactivate the bus lock initiated by the ASET/ACLR atomic
  command.

# M6250 MIPS32® Processor Core Instructions

This chapter supplements the MIPS32® Architecture Reference Manual, Volume II with descriptions of instruction behavior that is specific to a M6250 processor core. For complete descriptions of all instructions, refer to MIPS® Architecture For Programmers, Volume II: The MIPS32® Instruction Set [11] and MIPS® Architecture For Programmers, Volume II: microMIPS32® Instruction Set [12].

The microMIPS instruction set is described in Chapter 12, "microMIPS32<sup>TM</sup> Instruction Set Architecture" on page 333.

The M6250 processor core also supports the instructions in the MIPS DSP Module Revision 3. The MIPS DSP Module Revision 3 instruction set is described in Chapter 2, "The MIPS® DSP Module" on page 40.

# 11.1 Understanding the Instruction Descriptions

Refer to *Volume II* of the *MIPS32 Architecture Reference Manual* for detailed information about the instruction descriptions, namely, the instruction fields, definition of terms, and functional notation. This section provides only basic information.

# 11.2 MIPS32® Instruction Set for the M6250 Core

This section provides a summary of the MIPS32 instructions for M6250 cores. microMIPS32 instructions are described in Chapter 12, "microMIPS32<sup>TM</sup> Instruction Set Architecture" on page 333.

Table 11.1 lists all M6250 MIPS32 instructions in alphabetical order. Instructions that have implementation-dependent behavior are described individually in subsequent sections; all other MIPS32 instructions are described in the MIPS® Architecture For Programmers, Volume II: The MIPS32® Instruction Set [11] and their descriptions are not duplicated here.

Instruction	Description	Function
ADD	Integer Add	Rd = Rs + Rt
ADDIU	Unsigned Integer Add Immediate	Rt = Rs + Immed
ADDIUPC	Add Immediate to PC	$Rs = (PC + sign\_extend (immediate << 2))$
ADDU	Unsigned Integer Add	Rt = Rs + Rt
ALIGN	Align Word	Rd = (Rt << (8*bp))  or  (rs >> (GPRLEN-8*bp))
ALUIPC	Aligned Add Upper Immediate to PC	-0x0FFFF & (PC + (Immediate << 16))
AND	Logical AND	Rd = Rs & Rt
ANDI	Logical AND Immediate	Rt = Rs AND Immediate

Table 11.1 MIPS32 Instruction Set

Table 11.1 MIPS32 Instruction Set (Continued)

Instruction	Description	Function		
AUI	Add Immediate to Upper Bits	Rt = Rs + (Immediate << 16)		
AUIPC	Add Upper Immediate to PC	Rs = (PC + (Immediate << 16))		
ACLR	Atomic Bit Clear	See MCU ASE Instructions		
ASET	Atomic Bit Set	See MCU ASE Instructions		
В	Unconditional Branch (Assembler idiom for: BEQ r0, r0, offset)	PC += (int)offset		
BAL	Branch and Link	GPR[31] = PC + 8 PC += (int)offset		
BALC	Branch and Link Compact	Procedure Call (No Delay Slot)		
BC	Branch Compact	PC = PC + 4 + Sign_Extend (offset << 2)		
BC2EQZ, BC2NEZ	Branch on COP2 Equal/Not Equal to Zero	If COP2 Condition = 0 Then PC += (int)offset If COP2 Condition != 0 Then PC += (int)offset		
BEQ	Branch On Equal	If Rs = Rt Then PC += (int)offset		
BGEZ	Branch on Greater Than or Equal To Zero	If !Rs[31] Then PC += (int)offset		
B(LE,GE,GT,LT,EQ,NE)Z ALC	Compact Zero-Compare and Branch-and-Link	If Condition (Rt) Then PC += (int)offset		
B <cond>C</cond>	Compact Compare and Branch	If Condition (Rs and/or Rt) Then Compact Branch		
BGTZ	Branch on Greater Than Zero	if !Rs[31] && Rs != 0 Then PC += (int)offset		
BITSWAP	Swap Bits in Byte	Rd.Byte(i) = Reverse_Bits_in_Byte (Rt.Byte(i) for all Bytes i		
BLEZ	Branch on Less Than or Equal to Zero	if $Rs[31] \parallel Rs == 0$ Then PC += (int)offset		
BLTZ	Branch on Less Than Zero	if Rs[31] Then PC += (int)offset		
BNE	Branch on Not Equal	if Rs != Rt Then PC += (int)offset		
BOVC, BNVC	Branch on Overflow/No Overflow, Compact	Branch if/if-not NotWordValue(Rs + Rt)		
BREAK	Breakpoint	Break Exception		
CACHE	Cache Operation	See Cache Description		
CFC2	Move Control Word From Coprocessor 2	Rt = CCR[2, n]		
CLO	Count Leading Ones	Rd = NumLeadingOnes(Rs)		
CLZ	Count Leading Zeroes	Rd = NumLeadingZeroes(Rs)		
COP2	Coprocessor 2 Operation	See Coprocessor 2 Description		
CTC2	Move Control Word To Coprocessor 2	CCR[2, n] = Rt		
DERET	Return from Debug Exception	PC = DEPC Exit Debug Mode		
DI	Disable Interrupts	Rt=Status Status <sub>IE</sub> =0		
DIV MOD, DIVU MODU	Divide Integers	DIV: Rd = (Divide.signed(Rs div Rt) MOD: Rd = Moduleo.signed(Rs mod Rt) DIVU: Rd = (Divide.unsigned(Rs div Rt) MODU: Rd = Moduleo.unsigned(Rs mod Rt)		
ЕНВ	Execution Hazard Barrier	Stall until execution hazards are cleared		

Table 11.1 MIPS32 Instruction Set (Continued)

Instruction	Description	Function		
EI	Enable Interrupts	Rt=Status Status <sub>IE</sub> =1		
ERET	Return from Exception	If SR[2] Then PC = ErrorEPC Else PC = EPC SR[1] = 0 SR[2] = 0 LL = 0		
ERETNC	Exception Return No Clear	If SR[2] Then PC = ErrorEPC Else PC = EPC SR[1] = 0 SR[2] = 0		
EXT	Extract Bit Field	Rt=ExtractField(Rs,msbd,lsb)		
INS	Insert Bit Field	Rt=InsertField(Rt,Rs,msb,lsb)		
IRET	Return from Exception	See MCU ASE Instructions		
J	Unconditional Jump	PC = PC[31:28]    offset<<2		
JAL	Jump and Link	GPR[31] = PC + 8 PC = PC[31:28]    offset<<2		
JALR	Jump and Link Register	Rd = PC + 8 $PC = Rs$		
JALR.HB	Jump and Link Register with Hazard Barrier	Rd = PC + 8 PC = Rs Stall until all execution and instruction hazards are cleared		
JIALC	Jump Indexed and Link Compact	$GPR[31] = P C+ 4, PC = (Rt + Sign\_extend(offset))$		
ЛС	Jump Indexed Compact	$PC = (Rt + Sign\_extend(offset))$		
JR	Jump Register Assembler Idiom	PC = Rs		
JR.HB	Jump Register with Hazard Barrier Assembler Idion	PC = Rs Stall until all execution and instruction hazards are cleared		
LB	Load Byte	Rt = (byte)Mem[Rs+offset]		
LBU	Unsigned Load Byte	Rt = (ubyte))Mem[Rs+offset]		
LH	Load Halfword	Rt = (half)Mem[Rs+offset]		
LHU	Unsigned Load Halfword	Rt = (uhalf)Mem[Rs+offset]		
LL	Load Linked Word	Rt = Mem[Rs+offset] LL = 1 LLAdr = Rs + offset		
LLX	Load Linked Extended Word	Load from memory, extending following Load Linked word.		
LSA	Load Scaled Address	$Rd = Sign\_extend.32((Rs << (sa+1)) + Rt))$		
LUI	Load Upper Immediate Assembler Idiom	Rt = immediate << 16		
LW	Load Word	Rt = Mem[Rs+offset]		

Table 11.1 MIPS32 Instruction Set (Continued)


Instruction	Description	Function
LWC2	Load Word To Coprocessor 2	CPR[2, n, 0] = Mem[Rs+offset]
LWPC	Load Word PC-relative	
MFC0	Move From Coprocessor 0	Rt = CPR[0, n, sel]
MFC2	Move From Coprocessor 2	$Rt = CPR[2, n, sel_{31 \ 0}]$
MFHC0	Move From High Coprocessor 0	Rs = Mem(PC+Sign_extend(Offset <<2)
MFHC2	Move From High Word Coprocessor2	Rt= CPR[2,n,sel] <sub>63 32</sub>
MTC0	Move To Coprocessor 0	CPR[0, n, sel] = Rt
MTC2	Move To Coprocessor 2	$CPR[2, n, sel]_{31} = Rt$
MTCH0	Move To High Word Coprocessor 0	$CPR[2, n, sel]_{63} = Rt$
MTHC2	Move To High Word Coprocessor 2	$CPR[2, n, sel]_{63} \ _{32} = Rt$
MUL, MUH, MULU, MUHU	Multiply Integers	MUL: Rd = Sign_extend.32(lo_word(multiply.signed(Rs x Rt)))  MUH: Rd = Sign_extend.32(hi_word(multiply.signed(Rs x Rt)))  MULU: Rd = Sign_extend.32(lo_word(multiply.unsigned(Rs x Rt)))  MUHU: Rd = Sign_extend.32(hi_word(multiply.unsigned(Rs x Rt)))
NAL	No-op and Link	GPR[31] = PC + 8
NOP	No Operation (Assembler idiom for: SLL r0, r0, r0)	No Operation
NOR	Logical NOR	$Rd = \sim (Rs \mid Rt)$
OR	Logical OR	Rd = Rs   Rt
ORI	Logical OR Immediate	Rt = Rs   Immed
PAUSE	Wait For LLBit to Clear	No Operation
PREF	Prefetch	Load Specified Line into Cache
RDHWR	Read Hardware Register	Rt=HWR[Rd]
RDPGPR	Read GPR from Previous Shadow Set	Rd=SGPR[SRSCtl <sub>PSS</sub> , Rt]
ROTR	Rotate Word Right	$Rd = Rt_{sa-1 0} \parallel Rt_{31 sa}$
ROTRV	Rotate Word Right Variable	$Rd = Rt_{Rs-1 \ 0} \parallel Rt_{31 \ Rs}$
SB	Store Byte	(byte)Mem[Rs+offset] = Rt
SC	Store Conditional Word	if LL =1 mem[Rxoffs] = Rt Rt = LL
SCX	Store Conditional Extended Word	Store to memory as part of an extended LLX/LL-SCX/SC sequence word
SDBBP	Software Debug Breakpoint	Trap to SW Debug Handler
SEB	Sign Extend Byte	Rd=SignExtend(Rt <sub>7 0</sub> )
SEH	Sign Extend Half	Rd=SignExtend(Rt <sub>15 0</sub> )

Table 11.1 MIPS32 Instruction Set (Continued)

Instruction	Description	Function		
SELEQZ, SELNEZ	Select Integer GPR Value or Zero	SELEQZ: Rd = Rd := Rt = 0?0 Rd:0 SELNEZ: Rd = Rt !:= 0?Rs : 0		
SH	Store Halfword	(half)Mem[Rs+offset] = Rt		
SIGRIE	Signal Reserved Instruction Exception	SignalException(ReservedInstruction		
SLL	Shift Left Logical	$Rd = Rt \ll sa$		
SLLV	Shift Left Logical Variable	Rd = Rt << Rs[4:0]		
SLT	Set on Less Than	if (int)Rs < (int)Rt Rd = 1 else Rd = 0		
SLTI	Set on Less Than Immediate	if (int)Rs < (int)Immed Rt = 1 else Rt = 0		
SLTIU	Set on Less Than Immediate Unsigned	if (uns)Rs < (uns)Immed Rt = 1 else Rt = 0		
SLTU	Set on Less Than Unsigned	if (uns)Rs < (uns)Immed Rd = 1 else Rd = 0		
SRA	Shift Right Arithmetic	Rd = (int)Rt >> sa		
SRAV	Shift Right Arithmetic Variable	Rd = (int)Rt >> Rs[4:0]		
SRL	Shift Right Logical	Rd = (uns)Rt >> sa		
SRLV	Shift Right Logical Variable	Rd = (uns)Rt >> Rs[4:0]		
SSNOP	Superscalar Inhibit No Operation	Nop		
SUB	Integer Subtract	Rt = (int)Rs - (int)Rd		
SUBU	Unsigned Subtract	Rt = (uns)Rs - (uns)Rd		
SW	Store Word	Mem[Rs+offset] = Rt		
SWC2	Store Word From Coprocessor 2	Mem[Rs+offset] = CPR[2, n, 0]		
SYNC	Synchronize	See SYNC instruction below.		
SYNCI	Synchronize Caches to Make Instruction Writes Effective	Force D\$ writeback and I\$ invalidate on specified address		
SYSCALL	System Call	SystemCallException		
TEQ	Trap if Equal	if Rs == Rt TrapException		
TGE	Trap if Greater Than or Equal	if (int)Rs >= (int)Rt TrapException		
TGEU	Trap if Greater Than or Equal Unsigned	if (uns)Rs >= (uns)Rt TrapException		
TLBINV	TLB Invalidate			
TLBP	Probe TLB for Matching Entry	See TLBP instruction description.		

Table 11.1 MIPS32 Instruction Set (Continued)

Instruction	Description	Function
TLBR	Read Index for TLB Entry	See TLBR instruction description.
TLBWI	Write Indexed TLB Entry	See TLBWI instruction description.
TLBWR	Write Random TLB Entry	See TLBWR instruction description.
TLT	Trap if Less Than	if (int)Rs < (int)Rt TrapException
TLTU	Trap if Less Than Unsigned	if (uns)Rs < (uns)Rt TrapException
TNE	Trap if Not Equal	if Rs != Rt TrapException
WAIT	Wait for Interrupts	Stall until interrupt occurs
WRPGPR	Write to GPR in Previous Shadow Set	SGPR[SRSCtl <sub>PSS</sub> ,Rd]=Rt
WSBH	Word Swap Bytes within Halfwords	Rd=SwapBytesWithinHalfs(Rt)
XOR	Exclusive OR	Rd = Rs XOR Rt
XORI	Exclusive OR Immediate	Rt = Rs XOR (uns)Immed



Format: ACLR bit, offset(base) MCUASE

**Purpose:** Atomically Clear Bit within Byte

```
Description: Disable interrupts; temp \leftarrow memory[GPR[base] + offset]; temp \leftarrow (temp and \sim(1 << bit)); memory[GPR[base] + offset] \leftarrow temp; Enable Interrupts
```

The contents of the 8-bit byte at the memory location specified by the effective address are fetched. The specified bit within the byte is cleared to zero. The modified byte is stored in memory at the location specified by the effective address. The 12-bit signed *offset* is added to the contents of GPR *base* to form the effective address. The read-modify-write sequence cannot be interrupted.

Transactions with locking semantics occur in some memory interconnects/busses. It is implementation-specific whether this instruction uses such locking transactions.

The execution of this instruction may be disabled by an externally controlled pin, such that attempted execution of this instruction causes a Reserved Instruction exception

#### **Restrictions:**

The operation of the processor is **UNDEFINED** if an ACLR instruction is executed in the delay slot of a branch or jump instruction.

#### **Operation:**

```
\begin{array}{l} \text{vAddr} \leftarrow \text{sign\_extend}(\text{offset}) + \text{GPR[base]} \\ (\text{pAddr}, \text{CCA}) \leftarrow \text{AddressTranslation} \; (\text{vAddr}, \text{DATA}, \text{STORE}) \\ \text{pAddr} \leftarrow \text{pAddr}_{\text{PSIZE-1..2}} \; | \; (\text{pAddr}_{1..0} \; \text{xor ReverseEndian}^2) \\ \text{TempIE} \leftarrow \text{Status}_{\text{IE}} \\ \text{Status}_{\text{IE}} \leftarrow 0 \\ \text{memword} \leftarrow \text{LoadMemory} \; (\text{CCA}, \text{BYTE}, \text{pAddr}, \text{vAddr}, \text{DATA}) \\ \text{byte} \leftarrow \text{vAddr}_{1..0} \; \text{xor BigEndianCPU}^2 \\ \text{temp} \leftarrow \text{memword}_{7+8*\text{byte}..8*\text{byte}} \\ \text{temp} \leftarrow \text{temp and} \; ((\;1\;\mid\;|\;0^{\text{bit}}) \; \text{xor} \; 0\text{xFF})) \\ \text{dataword} \leftarrow \text{temp} \; |\;|\;0^{8*\text{byte}} \\ \text{StoreMemory} \; (\text{CCA}, \; \text{BYTE}, \; \text{dataword}, \; \text{pAddr}, \; \text{vAddr}, \; \text{DATA}) \\ \text{Status}_{\text{IE}} \leftarrow \text{TempIE} \\ \end{array}
```

#### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Address Error

## **Programming Notes:**

ACLR is treated as a load operation followed by a store operation. All exceptions including TLB, Address Error, Debug Breakpoint, Watch, and Memory Protection exceptions that can be taken on either or both memory access operations must be taken.

31	26	25 24	23 21	20 16	15 12	11	0
POOL32B 001000		A0 0	bit	base	ACLR 1011	offset	
6		2	3	5	4	12	

Format: ACLR bit, offset(base)

microMIPS and MCU ASE

Purpose: Atomically Clear Bit within Byte

```
Description: Disable interrupts; temp \leftarrow memory[GPR[base] + offset]; temp \leftarrow (temp and \sim(1 << bit)); memory[GPR[base] + offset] \leftarrow temp; Enable Interrupts
```

The contents of the byte at the memory location specified by the effective address are fetched. The specified bit within the byte is cleared to zero. The modified byte is stored in memory at the location specified by the effective address. The 12-bit signed *offset* is added to the contents of GPR *base* to form the effective address. The read-modify-write sequence cannot be interrupted.

Transactions with locking semantics occur in some memory interconnects/busses. It is implementation-specific whether this instruction uses such locking transactions.

The execution of this instruction may be disabled by an externally controlled pin, such that attempted execution of this instruction causes a Reserved Instruction exception.

#### **Restrictions:**

The operation of the processor is **UNDEFINED** if an ACLR instruction is executed in the delay slot of a branch or jump instruction.

#### **Operation:**


```
\begin{array}{l} \text{vAddr} \leftarrow \text{sign\_extend(offset)} + \text{GPR[base]} \\ (\text{pAddr, CCA}) \leftarrow \text{AddressTranslation (vAddr, DATA, STORE)} \\ \text{pAddr} \leftarrow \text{pAddr}_{\text{PSIZE-1..2}} \mid \mid (\text{pAddr}_{1..0} \text{ xor ReverseEndian}^2) \\ \text{TempIE} \leftarrow \text{Status}_{\text{IE}} \\ \text{Status}_{\text{IE}} \leftarrow 0 \\ \text{memword} \leftarrow \text{LoadMemory (CCA, BYTE, pAddr, vAddr, DATA)} \\ \text{byte} \leftarrow \text{vAddr}_{1..0} \text{ xor BigEndianCPU}^2 \\ \text{temp} \leftarrow \text{memword}_{7+8*\text{byte}..8*\text{byte}} \\ \text{temp} \leftarrow \text{temp and ((1 \mid \mid 0^{\text{bit}}) \text{ xor 0xFF))}} \\ \text{dataword} \leftarrow \text{temp} \mid \mid 0^{8*\text{byte}} \\ \text{StoreMemory (CCA, BYTE, dataword, pAddr, vAddr, DATA)} \\ \text{Status}_{\text{IE}} \leftarrow \text{TempIE} \\ \end{array}
```

#### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Address Error

## **Programming Notes:**

ACLR is treated as a load operation followed by a store operation. All exceptions including TLB, Address Error, Debug Breakpoint, Watch, and Memory Protection exceptions that can be taken on either or both memory access operations must be taken.



Format: ASET bit, offset(base)

MIPS32 and MCU ASE

Purpose: Atomically Set Bit within Byte

```
Description: Disable interrupts; temp \leftarrow memory[GPR[base] + offset]; temp \leftarrow (temp or (1 << bit)); memory[GPR[base] + offset] \leftarrow temp; Enable Interrupts
```

The contents of the 8-bit byte at the memory location specified by the effective address are fetched. The specified bit within the byte is set to one. The modified byte is stored in memory at the location specified by the effective address. The 12-bit signed *offset* is added to the contents of GPR *base* to form the effective address. The read-modify-write sequence cannot be interrupted.

Transactions with locking semantics occur in some memory interconnects/busses. It is implementation-specific whether this instruction uses such locking transactions.

The execution of this instruction may be disabled by an externally controlled pin, such that attempted execution of this instruction causes a Reserved Instruction exception

#### **Restrictions:**

The operation of the processor is **UNDEFINED** if an ASET instruction is executed in the delay slot of a branch or jump instruction.

#### **Operation:**

```
\begin{array}{l} {\rm vAddr} \leftarrow {\rm sign\_extend}({\rm offset}) + {\rm GPR[base]} \\ ({\rm pAddr}, {\rm CCA}) \leftarrow {\rm AddressTranslation} \; ({\rm vAddr}, {\rm DATA}, {\rm STORE}) \\ {\rm pAddr} \leftarrow {\rm pAddr}_{{\rm PSIZE-1...2}} \; | \; | \; ({\rm pAddr}_{1...0} \; {\rm xor} \; {\rm ReverseEndian}^2) \\ {\rm TempIE} \leftarrow {\rm Status}_{\rm IE} \\ {\rm Status}_{\rm IE} \leftarrow 0 \\ {\rm memword} \leftarrow {\rm LoadMemory} \; ({\rm CCA}, \; {\rm BYTE}, \; {\rm pAddr}, \; {\rm vAddr}, \; {\rm DATA}) \\ {\rm byte} \leftarrow {\rm vAddr}_{1...0} \; {\rm xor} \; {\rm BigEndianCPU}^2 \\ {\rm temp} \leftarrow {\rm memword}_{7+8*{\rm byte}...8*{\rm byte}} \\ {\rm temp} \leftarrow {\rm temp} \; {\rm or} \; (\; 1 \; | \; | \; 0^{\rm bit}) \\ {\rm dataword} \leftarrow {\rm temp} \; | \; | \; 0^{8*{\rm byte}} \\ {\rm StoreMemory} \; ({\rm CCA}, \; {\rm BYTE}, \; {\rm dataword}, \; {\rm pAddr}, \; {\rm vAddr}, \; {\rm DATA}) \\ {\rm Status}_{\rm IE} \leftarrow {\rm TempIE} \\ \end{array}
```

#### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Address Error

## **Programming Notes:**

ASET is treated as a load operation followed by a sto re operation. All exceptions including TLB, Address Error, Debug Breakpoint, Watch, and Memory Protection exceptions that can be taken on either or both memory access operations must be taken.

## **Atomically Set Bit within Byte**

31	26	25 2	24	23 21	20	1	16	15 12	2	2 11 0
POOL32B 001000		A0 0		bit		base		ASET 0011		offset
6		2		3		5		4		12

Format: ASET bit, offset(base)

microMIPS AND MCU ASE

Purpose: Atomically Set Bit within Byte

```
Description: Disable interrupts; temp \leftarrow memory[GPR[base] + offset]; temp \leftarrow (temp or (1 << bit)); memory[GPR[base] + offset] \leftarrow temp; Enable Interrupts
```

The contents of the byte at the memory location specified by the effective address are fetched. The specified bit within the byte is set to one. The modified byte is stored in memory at the location specified by the effective address. The 12-bit signed *offset* is added to the contents of GPR *base* to form the effective address. The read-modify-write sequence cannot be interrupted.

Transactions with locking semantics occur in some memory interconnects/busses. It is implementation-specific whether this instruction uses such locking transactions.

The execution of this instruction may be disabled by an externally controlled pin, such that attempted execution of this instruction causes a Reserved Instruction exception.

#### **Restrictions:**

The operation of the processor is **UNDEFINED** if an ASET instruction is executed in the delay slot of a branch or jump instruction.

#### **Operation:**


```
\begin{array}{l} \text{vAddr} \leftarrow \text{sign\_extend(offset)} + \text{GPR[base]} \\ (\text{pAddr, CCA}) \leftarrow \text{AddressTranslation (vAddr, DATA, STORE)} \\ \text{pAddr} \leftarrow \text{pAddr}_{\text{PSIZE-1..2}} \mid \mid (\text{pAddr}_{1..0} \text{ xor ReverseEndian}^2) \\ \text{TempIE} \leftarrow \text{Status}_{\text{IE}} \\ \text{Status}_{\text{IE}} \leftarrow 0 \\ \text{memword} \leftarrow \text{LoadMemory (CCA, BYTE, pAddr, vAddr, DATA)} \\ \text{byte} \leftarrow \text{vAddr}_{1..0} \text{ xor BigEndianCPU}^2 \\ \text{temp} \leftarrow \text{memword}_{7+8*\text{byte}..8*\text{byte}} \\ \text{temp} \leftarrow \text{temp or (1 | 0^{\text{bit}})} \\ \text{dataword} \leftarrow \text{temp} \mid 0^{8*\text{byte}} \\ \text{StoreMemory (CCA, BYTE, dataword, pAddr, vAddr, DATA)} \\ \text{Status}_{\text{IE}} \leftarrow \text{TempIE} \\ \end{array}
```

#### **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Address Error

## **Programming Notes:**

ASET is treated as a load operation followed by a sto re operation. All exceptions including TLB, Address Error, Debug Breakpoint, Watch, and Memory Protection exceptions that can be taken on either or both memory access operations must be taken.



Format: CACHE op, offset(base) MIPS32

Purpose: Perform Cache Operation

To perform the cache operation specified by op.


## Description:

The 16-bit offset is sign-extended and added to the contents of the base register to form an effective address. The effective address is used in one of the following ways based on the operation to be performed and the type of cache, as described in the following table.

Table 11.2 Usage of Effective Address

Operation Requires an	Type of Cache	Usage of Effective Address
Address	Virtual	The effective address is used to address the cache. An address translation may or may not be performed on the effective address (with the possibility that a TLB Refill or TLB Invalid exception might occur)
Address	Physical	The effective address is translated by the MMU to a physical address. The physical address is then used to address the cache
Index	N/A	The effective address is translated by the MMU to a physical address. It is implementation dependent whether the effective address or the translated physical address is used to index the cache. As such, a kseg0 address should always be used for cache operations that require an index. See the Programming Notes section below.  Assuming that the total cache size in bytes is CS, the associativity is A, and the number of bytes per tag is BPT, the following calculations give the fields of the address which specify the way and the index:
		OffsetBit ← Log2 (BPT) IndexBit ← Log2 (CS / A) WayBit ← IndexBit + Ceiling (Log2 (A)) Way ← Addr <sub>WayBit-1IndexBit</sub> Index ← Addr <sub>IndexBit-1OffsetBit</sub> For a direct-mapped cache, the Way calculation is ignored and the Index value fully specifies the cache tag.

Figure 11.1 Usage of Address Fields to Select Index and Way



A TLB Refill and TLB Invalid (both with cause code equal TLBL) exception can occur on any operation. For index operations (where the address is used to index the cache but need not match the cache tag) software should use unmapped addresses to avoid TLB exceptions. This instruction never causes TLB Modified exceptions nor TLB

Refill exceptions with a cause code of TLBS.

The effective address may be an arb itrarily-aligned by address. The CACHE instruction never causes an A ddress Error Exception due to an non-aligned address.

A Cache Error exception may occur as a by-product of some operations performed by this instruction. For example, if a Writeback operation detects a cache or bus error during the processing of the operation, that error is reported via a Cache Error exception. Similarly, a Bus Error Exception may occur if a bus operation invoked by this instruction is terminated in an error. However, cache error exceptions must not be triggered by an Index Load Tag or Index Store tag operation, as these operations are used for initialization and diagnostic purposes.

An Address Error Exception (when the *Cause* register's *ExcCode* value is AdEL) may occur if the effective address references a portion of the kern el address space that would no rmally result in such an exception. It is implementation-dependent whether such an exception does occur.

It is implementation dependent whether a data watch is triggered by a cache instruction whose address matches the Watch register address match conditions. Data watch is not triggered by a cache instruction whose address matches the Watch register address match conditions. The preferred implementation is not to match on the cache instruction.

Bits [17:16] of the instruction specify the cache on which to perform the operation, as follows:

 Code
 Name
 Cache

 0b00
 I
 Primary Instruction

 0b01
 D
 Primary Data or Unified Primary

 0b10
 T
 Tertiary

 0b11
 S
 Secondary

Table 11.3 Encoding of Bits[17:16] of CACHE Instruction

Bits [20:18] of the instruction specify the operation to perform. To provide software with a consistent base of cache operations, certain encodings must be supported on all processors. The remaining encodings are recommended.

Table 11.4 Encoding of Bits [20:18] of the CACHE Instruction

Code	Caches	Name	Effective Address Operand Type	Operation	Compliance Implemented
0ь000	I	Index Invalidate	Index	Set the state of the cache block at the specified index to invalid.  This required encoding may be used by software to invalidate the entire instruction cache by stepping through all valid indices.	Required
	D	Index Writeback Invalidate / Index Invalidate	Index	For a write-back cache: If the state of the cache block at the specified index is valid and dirty, write the block back to the memory address	Required
	S, T	Index Writeback Invalidate / Index Invalidate	Index	specified by the cache tag. After that operation has completed, set the state of the cache block to invalid. If the block is valid but not dirty, set the state of the block to invalid.	Required if S, T cache is implemented.
				This required encoding may be used by software to invalidate the entire data cache by stepping through all valid indices. Note that Index Store Tag should be used to initialize the cache at power-up.	
0b001	All	Index Load Tag	Index	Read the tag for the cache block at the specified index into the <i>TagLo</i> and <i>TagHi</i> Coprocessor 0 registers. If the <i>DataLo</i> and <i>DataHi</i> registers are implemented, also read the data corresponding to the byte index into the <i>DataLo</i> and <i>DataHi</i> registers. This operation must not cause a Cache Error Exception.	Recommended
				The granularity and alignment of the data read into the <i>DataLo</i> and <i>DataHi</i> registers are implementation-dependent, but are typically the result of an aligned access to the cache, ignoring the appropriate low-order bits of the byte index.	
0b010	All	Index Store Tag	Index	Write the tag for the cache block at the specified index from the <i>TagLo</i> and <i>TagHi</i> Coprocessor 0 registers. This operation must not cause a Cache Error Exception.  This required encoding may be used by software to initialize the entire instruction or data caches by stepping through all valid indices. Doing so requires that the <i>TagLo</i> and <i>TagHi</i> registers associated with the cache be initialized first.	Required

Table 11.4 Encoding of Bits [20:18] of the CACHE Instruction (Continued)

Code	Caches	Name	Effective Address Operand Type	Operation	Compliance Implemented
0b011	All	Index Store Data	Index	Write the data for the cache block at the specified index from the <i>DataLo</i> Coprocessor 0 register. This operation must not cause a Cache Error Exception.  This required encoding may be used by software to initialize the entire instruction or data caches by stepping through all valid indices. Doing so requires that the <i>DataLo</i> register associated with the cache be initialized first.	Required
0ь100	I, D	Hit Invalidate	Address	If the cache block contains the specified address, set the state of the cache block to invalid.	Required (Instruction Cache Encoding Only), Recom- mended otherwise.
	S, T	Hit Invalidate	Address	This required encoding may be used by software to invalidate a range of addresses from the instruction cache by stepping through the address range by the line size of the cache.	Optional. If Hit_Invalidate_D is implemented, the S and T variants are recommended.
0b101	I	Fill	Address	Fill the cache from the specified address.	Recommended
	D	Hit Writeback Invalidate / Hit Invalidate	Address	For a write-back cache: If the cache block contains the specified address and it is valid and dirty, write the contents back to memory. After	Required
	S, T	Hit Writeback Invalidate / Hit Invalidate	Address	that operation is completed, set the state of the cache block to invalid. If the block is valid but not dirty, set the state of the block to invalid.  This required encoding may be used by software to invalidate a range of addresses from the data	Required if S, T cache is implemented.
				cache by stepping through the address range by the line size of the cache.	
0b110	D	Hit Writeback	Address	If the cache block contains the specified address and it is valid and dirty, write the contents back	Recommended
	S, T	Hit Writeback	Address	to memory. After the operation is completed, leave the state of the line valid, but clear the dirty state.	Optional, if Hit_Writeback_D is implemented, the S and T variants are recommended.

Table 11.4 Encoding of Bits [20:18] of the CACHE Instruction (Continued)

Code	Caches	Name	Effective Address Operand Type	Operation	Compliance Implemented
0b111	I, D	Name  Fetch and Lock		If the cache does not contain the specified address, fill it from memory, performing a writeback if required, and set the state to valid and locked. If the cache already contains the specified address, set the state to locked. In set-associative or fully-associative caches, the way selected on a fill from memory is implementation-dependent.  The lock state may be cleared by executing an Index Invalidate, Index Writeback Invalidate, Hit Invalidate, or Hit Writeback Invalidate operation to the locked line, or via an Index Store Tag operation to the line that clears the lock bit.  Note that clearing the lock state via Index Store Tag depends on the implementation-dependent cache tag and cache line organization, and that Index and Index Writeback Invalidate operations are dependent on cache line organization. Only Hit and Hit Writeback Invalidate operations are generally portable across implementations.  It is implementation-dependent whether a locked line is displaced as the result of an external invalidate or intervention that hits on the locked line. Software must not depend on the locked line remaining in the cache if an external invalidate or intervention would invalidate the line if it were not locked.  It is implementation-dependent whether a Fetch	
				and Lock operation affects more than one line. For example, more than one line around the referenced address may be fetched and locked. It is recommended that only the single line containing the referenced address be affected.	

#### **Restrictions:**

The operation of this instruction is **UNDEFINED** for any operation/cache combination that is not implemented.

The operation of this instruction is **UNDEFINED** if the operation requires an address, and that address is uncacheable.

The operation of the instruction is **UNPREDICTABLE** if the cache line that contains the CACHE instruction is the target of an invalidate or a writeback invalidate.

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

Any use of this instruction that can cause cache-line writebacks should be followed by a subsequent SYNC instruc-

tion to avoid hazards where the writeback data is not yet visible at the next level of the memory hierarchy.

#### **Operation:**

```
if IsCoprocessorEnabled(0) then
    vAddr ← GPR[base] + sign_extend(offset)
    (pAddr, uncached) ← AddressTranslation(vAddr, DataReadReference)
    CacheOp(op, vAddr, pAddr)
else
    SignalException(CoprocessorUnusable, 0)
endif
```

#### **Exceptions:**

TLB Refill Exception.

TLB Invalid Exception

Coprocessor Unusable Exception


Address Error Exception

Cache Error Exception

**Bus Error Exception** 

## **Programming Notes:**

For cache operations that require an index, it is implementation-dependent whether the effective address or the translated physical address is used as the cache index. Therefore, the index value should always be converted to a kseg0 address by ORing the index with 0x800000000 before being used by the cache instruction. For example, the following code sequence performs a data cache Index Store Tag operation using the index passed in GPR a0:



Format: IRET MIPS32 and MCU ASE

Purpose: Interrupt Return with Automated Interrupt Epilogue

Optionally jump directly to another interrupt vector without returning to original return address.

## **Description:**

IRET is used to automate some of the operations that are required when returning from an interrupt handler. It can be used in place of the ERET instruction at the end of interrupt handlers. The IRET instruction is only appropriate when using Shadow Register Sets and EIC Interrupt mode. The automated operations of this instruction can be used to reverse the effects of the automated operations of the Auto-Prologue feature.

If the EIC mode of interrupts and the Interrupt Chaining feature are used, the IRET instruction can be used to shorten the time between returning from the current interrupt handler and handling the next requested interrupt.

If Automated Prologue feature is disabled, then IRET behaves exactly as ERET.

If either Status<sub>ERL</sub> or Status<sub>BEV</sub> bits are set, then IRET behaves exactly as ERET.

Release 6: IRET is only executable in non-user modes. Attempting to execute IRET in user mode will cause a Coprocessor Unusable exception.

If Interrupt Chaining is disabled:

Interrupts are disabled. CP0 Status, SRSCtl, and EPC registers are restored from the stack. GPR 29 is incremented for the stack frame size. IRET then clears execution and instruction hazards, conditionally restores SRSCtl<sub>CSS</sub> from SRSCtl<sub>PSS</sub>, and returns to the interrupted instruction pointed by the EPC register at the completion of interrupt processing.

If Interrupt Chaining is enabled:

- Interrupts are disabled. CP0 *Status* register is restored from the stack. The priority output of the External Interrupt Controller is compared with the *IPL* field of the *Status* register.
- If Status<sub>IPL</sub> has a higher priority than that of the External Interrupt Controller value:

CPO SRSCtt and EPC registers are restored from the stack. GPR 29 is incremented for the stack frame size. IRET then clears execution and instruction hazards, conditionally restores SRSCtt<sub>CSS</sub> from SRSCtt<sub>PSS</sub>, and returns to the interrupted instruction pointed by the EPC register at the completion of interrupt processing.

• If Status<sub>[P]</sub> field has a lower priority than that of the External Interrupt Controller value:

The value of GPR 29 is first saved to a temporary register then GPR 29 is incremented for the stack frame size. The EIC is signalled that the next pending interrupt has been accepted. This signalling will update the Cause<sub>RIPL</sub> and SRSCtl<sub>EICSS</sub> fields from the EIC output values. The SRSCtl<sub>EICSS</sub> field is copied to the SRSCtl<sub>EICSS</sub> field while the Cause<sub>RIPL</sub> field is copied to the Status<sub>IPL</sub> field. The saved temporary register is copied to the GPR 29 of the current SRS. The KSU, ERL and EXL fields of the Status register are optionally set to zero. No barrier for execution hazards nor instruction hazards is created. IRET finishes by jumping to the interrupt vector driven by the EIC.

IRET does not execute the next instruction (i.e., it has no delay slot).

#### **Restrictions:**

In pre-Release 6, the operation of the processor is **UNDEFINED** if IRET is executed in the delay slot of a branch or jump instruction.

Release 6: Implementations are required to signal a Reserved Instruction Exception if IRET is executed in the delay slot or forbidden slot of a branch or jump instruction.

The operation of the processor is **UNDEFINED** if an IRET is executed when eith er Shadow Register Sets are not enabled or when EIC interrupt mode is not enabled.

An IRET placed between an LL and SC instruction will always cause the SC to fail.

The effective addresses used for the stack memory transactions must be naturally-aligned. If either of the two least-significant bits of the address is non-zero, an Address Error exception occurs.

IRET implements a software barrier that resolves all execution and instruction hazards created by Coprocessor 0 state changes. The effects of this barrier are seen starting with the instruction fetch and decode of the instruction at the PC to which the IRET returns.

The stack memory transactions behave as individual LW operations with respect to exception reporting. *BadVAddr* would report the faulting addr ess for unaligned access and the faulting word address for un privileged access, TLB Refill and TLB Invalid exceptions. For TLB exceptions, the faulting word address would be reflected in the *Context*, and *EntryHi* registers. The *CacheError* register would reflect the faulting word address for Cache Errors.

#### Operation:


```
if (( IntCtl_{APE} == 0) | (Status_{ERL} == 1) | (Status_{BEV}== 1))
   Act as ERET // read Operation section of ERET description
else
    if (ISAMode)
        EPC \leftarrow PC_{31} 1 | 1 // in case of memory exception
   else
        EPC \leftarrow PC // in case of memory exception
    endif
    temp \leftarrow 0x4 + GPR[29]
    tempStatus ← LoadStackWord(temp)
   ClearHazards()
    if ( (IntCtl_{ICE} == 0) | ((IntCtl_{ICE} == 1) &
    (tempStatus_{IPL} > EIC_{RIPL)))
        temp \leftarrow 0x8 + GPR[29]
        tempSRSCtl ← LoadStackWord(temp)
        temp \leftarrow 0x0 + GPR[29]
        tempEPC ← LoadStackWord(temp)
    endif
    Status ← tempStatus
    if ( (IntCtl_{ICE} == 0) | ((IntCtl_{ICE} == 1) &
        (tempStatus_{IPL} > EIC_{RIPL}))
        GPR[29] \leftarrow GPR[29] + DecodedValue(IntCtl_{StkDec})
        \texttt{SRSCtl} \leftarrow \texttt{tempSRSCtl}
        EPC \leftarrow tempEPC
        temp \leftarrow EPC
        Status_{EXL} \leftarrow 0
        if (ArchitectureRevision \square 2) and (SRSCtl<sub>HSS</sub> > 0)
        and (Status_{BEV} = 0) then
            SRSCtl_{CSS} \leftarrow SRSCtl_{PSS}
        if IsMicroMIPSImplemented() then
```

```
PC \leftarrow temp_{31..1} \mid\mid 0
               \texttt{ISAMode} \leftarrow \texttt{temp}_0
          else
               PC \leftarrow temp
          endif
          LLbit \leftarrow 0
          Cause_{TC} \leftarrow 0
          ClearHazards()
     else
          Signal_EIC_for_Next_Interrupt()
          (wait for EIC outputs to update)
          \texttt{Cause}_{\texttt{RIPL}} \leftarrow \texttt{EIC}_{\texttt{RIPL}}
          \texttt{SRSCtl}_{\texttt{EICSS}} \leftarrow \texttt{EIC}_{\texttt{SS}}
          temp29 \leftarrow GPR[29]
          GPR[29] \leftarrow GPR[29] + DecodedValue(IntCtl<sub>StkDec</sub>)
          Status_{IPL} \leftarrow Cause_{RIPL}
          SRSCtl_{CSS} \leftarrow SRSCtl_{ETCSS}
          \texttt{NewShadowSet} \leftarrow \texttt{SRSCtl}_{\texttt{EICSS}}
          GPR[29] \leftarrow temp29
          if (IntCtl<sub>ClrEXL</sub> == 1)
               Status_{EXL} \leftarrow 0
               \texttt{Status}_{\texttt{KSU}} \; \leftarrow \; \mathbf{0}
          endif
          Cause_{IC} \leftarrow 1
          ClearHazards()
          PC ← CalcIntrptAddress()
     endif
endif
function LoadStackWord(vaddr)
     if vAddr_{1...0} \neq 0^2 then
          SignalException(AddressError)
     endif
     (\texttt{pAddr, CCA}) \leftarrow \texttt{AddressTranslation} \ (\texttt{vAddr, DATA, LOAD})
    memword ← LoadMemory (CCA, WORD, pAddr, vAddr, DATA)
    \texttt{LoadStackWord} \leftarrow \texttt{memword}
endfunction LoadStackWord
function CalcIntrptAddress()
    if Status_{BEV} = 1
          vectorBase \leftarrow 0xBFC0.0200
    else
          if ( ArchitectureRevision \square 2)
               vectorBase \leftarrow EBase_{31..12} \parallel 0^{11})
               vectorBase \leftarrow 0x8000.0000
          endif
    endif
     if (Cause_{IV} = 0)
          vectorOffset = 0x180
     else
          if (Status_{BEV} = 1) or (IntCtl_{VS} = 0)
               vectorOffset = 0x200
          else
               if (Config3_{VEIC} = 1 and EIC\_Option=1)
```

```
\label{eq:vectorNum} & \text{VectorNum} = \text{Cause}_{\text{RIPL}} \\ & \text{elseif} \; (\text{Config3}_{\text{VEIC}} = 1 \; \text{and} \; \text{EIC\_Option=2}) \\ & \text{VectorNum} = \text{EIC\_VectorNum} \\ & \text{elseif} \; (\text{Config3}_{\text{VEIC}} = 0 \;) \\ & \text{VectorNum} = \text{VIntPriorityEncoder()} \\ & \text{endif} \\ & \text{if} \; (\text{Config3}_{\text{VEIC}} = 1 \; \text{and} \; \text{EIC\_Option=3}) \\ & \text{vectorOffset} = \text{EIC\_VectorOffset} \\ & \text{else} \\ & \text{vectorOffset} = 0 \text{x200} \; + \; (\text{VectorNum} \; \text{x} \; (\text{IntCtl}_{\text{VS}} \parallel 0^5)) \\ & \text{endif} \\ & \text{endif} \\ & \text{endif} \\ & \text{CalcIntrptAddress} = \text{vectorBase} \; | \; \text{vectorOffset} \\ & \text{endfunction} \; \text{CalcIntrptAddress} \\ \end{aligned}
```

## **Exceptions:**

Coprocessor Unusable Exception, Reserved Instruction Exception, TLB Refill, TLB Invalid, Address Error, Cache Error, Bus Error Exceptions



Format: IRET microMIPS and MCU ASE

Purpose: Interrupt Return with Automated Interrupt Epilogue

Optionally jump directly to another interrupt vector without returning to original return address.

## **Description:**

IRET automates some of the operations that are required when returning from an interrupt handler and can be used in place of the ERET instruction at the end of interrupt handlers. IRET is only appropriate when using Shadow Register Sets and the EIC Interrupt mode. The automated operations of this instruction can be used to reverse the effects of the automated operations of the Auto-Prologue feature.

If the EIC interrupt mode and the Interrupt Chaining feature are used, the IRET instruction can be used to shorten the time between returning from the current interrupt handler and handling the next requested interrupt.

If the Automated Prologue feature is disabled, then IRET behaves exactly like ERET.

If either the Status<sub>ERL</sub> or Status<sub>BEV</sub> bits are set, then IRET behaves exactly like ERET.

Release 6: IRET is only executable in non-user modes. Attempting to execute IRET in user mode will cause a Coprocessor Unusable exception.

If Interrupt Chaining is disabled:

Interrupts are disabled. CP0 Status, SRSCtl, and EPC registers are restored from the stack. GPR 29 is incremented for the stack frame size. IRET then clears execution and instruction hazards, conditionally restores SRSCtl<sub>CSS</sub> from SRSCtl<sub>PSS</sub>, and returns at the completion of interrupt processing to the interrupted instruction pointed to by the EPC register.

If Interrupt Chaining is enabled:

- Interrupts are disabled. CP0 *Status* register is restored from the stack. The priority output of the External Interrupt Controller is compared with the IPL field of the *Status* register.
- If Status<sub>IPL</sub> has a higher priority than the External Interrupt Controller value:

CP0 SRSCtl and EPC registers are restored from the stack. GPR 29 is incremented for the stack frame size. IRET then clears execution and instruction hazards, conditionally restores SRSCtl<sub>CSS</sub> from SRSCtl<sub>PSS</sub>, and returns to the interrupted instruction pointed to by the EPC register at the completion of interrupt processing.

• If Status<sub>IPL</sub> has a lower priority than the External Interrupt Controller value:

The value of GPR 29 is first saved to a temporary register and then GPR 29 is incremented for the stack frame size. The EIC is signalled that the next pending interrupt has been accepted. This signalling will update the  $Cause_{RIPL}$  and  $SRSCtl_{EICSS}$  fields from the EIC output values. The  $SRSCtl_{EICSS}$  field is copied to the  $SRSCtl_{CSS}$  field, while the  $Cause_{RIPL}$  field is copied to the  $Status_{IPL}$  field. The saved temporary register is copied to the GPR 29 of the current SRS. The KSU and EXL fields of the Status register are optionally set to zero. No barrier for execution hazards or instruction hazards is created. IRET finishes by jumping to the interrupt vector driven by the EIC.

IRET does not execute the next instruction (i.e., it has no delay slot).

#### **Restrictions:**

In pre-Release 6, the operation of the processor is **UNDEFINED** if IRET is executed in the delay slot of a branch or jump instruction.

Release 6: Implementations are required to signal a Reserved Instruction Exception if IRET is executed in the delay slot or forbidden slot of a branch or jump instruction.

The operation of the processor is **UNDEFINED** if IRET is executed when either Shadow Register Sets are not enabled, or the EIC interrupt mode is not enabled.

An IRET placed between an LL and SC instruction will always cause the SC to fail.

The effective addresses used for stack transactions must be naturally-aligned. If either of the two least-significant bits of the address is non-zero, an Address Error exception occurs.

IRET implements a software barrier that resolves all execution and instruction hazards created by Coprocessor 0 state changes (refer to the SYNCI instruction for additional information on resolving instruction hazards created by writing the instruction stream). The effects of this barrier begin with the instruction fetch and decode of the instruction at the PC to which the IRET returns.

The stack transactions behave as individual L W operations with respect to exception reporting. BadVAddr would report the faulting address for an unaligned access, and the faulting word address for unprivileged access, TLB Refill, and TLB Invalid exceptions. For TLB exceptions, the faulting word address would be reflected in the *Context* and *EntryHi* registers. The *CacheError* register would reflect the faulting word address for caches.

#### **Operation:**

```
if (( IntCtl_{APE} == 0) | (Status_{ERL} == 1) | (Status_{BEV} == 1))
    Act as ERET // read Operation section of ERET description
else
    if (ISAMode)
        \texttt{EPC} \leftarrow \texttt{PC}_{31..1} \ |\ | \ 1 \ // \ \texttt{in case of memory exception}
    else
        \text{EPC} \leftarrow \text{PC} // in case of memory exception
    endif
    temp \leftarrow 0x4 + GPR[29]
    tempStatus ← LoadStackWord(temp)
    ClearHazards()
    if ( (IntCtl_{ICE} == 0) | ((IntCtl_{ICE} == 1) &
    (tempStatus_{IPL} > EIC_{RIPL)))
        temp \leftarrow 0x8 + GPR[29]
        tempSRSCtl ← LoadStackWord(temp)
        temp \leftarrow 0x0 + GPR[29]
         tempEPC ← LoadStackWord(temp)
    endif
    Status \leftarrow tempStatus
    if ( (IntCtl_{ICE} == 0) | ((IntCtl_{ICE} == 1) &
         (tempStatus_{IPL} > EIC_{RIPL)))
        GPR[29] \leftarrow GPR[29] + DecodedValue(IntCtl_{StkDec})
        SRSCtl \leftarrow tempSRSCtl
        EPC \leftarrow tempEPC
        \texttt{temp} \leftarrow \texttt{EPC}
        Status_{EXL} \leftarrow 0
        if (ArchitectureRevision \square 2) and (SRSCtl_{\rm HSS}>0) and (Status_{\rm REV} = 0) then
             \texttt{SRSCtl}_{\texttt{CSS}} \leftarrow \texttt{SRSCtl}_{\texttt{PSS}}
        endif
        if IsMicroMIPSImplemented() then
```


```
PC \leftarrow temp_{31..1} \mid\mid 0
               \texttt{ISAMode} \leftarrow \texttt{temp}_0
          else
               PC \leftarrow temp
          endif
          LLbit \leftarrow 0
          Cause_{TC} \leftarrow 0
          ClearHazards()
     else
          Signal_EIC_for_Next_Interrupt()
          (wait for EIC outputs to update)
          \texttt{Cause}_{\texttt{RIPL}} \leftarrow \texttt{EIC}_{\texttt{RIPL}}
          \texttt{SRSCtl}_{\texttt{EICSS}} \leftarrow \texttt{EIC}_{\texttt{SS}}
          temp29 \leftarrow GPR[29]
          GPR[29] \leftarrow GPR[29] + DecodedValue(IntCtl<sub>StkDec</sub>)
          Status_{IPL} \leftarrow Cause_{RIPL}
          SRSCtl_{CSS} \leftarrow SRSCtl_{ETCSS}
          \texttt{NewShadowSet} \leftarrow \texttt{SRSCtl}_{\texttt{EICSS}}
          GPR[29] \leftarrow temp29
          if (IntCtl<sub>ClrEXL</sub> == 1)
               Status_{EXL} \leftarrow 0
               \texttt{Status}_{\texttt{KSU}} \; \leftarrow \; \mathbf{0}
          endif
          Cause_{IC} \leftarrow 1
          ClearHazards()
          PC ← CalcIntrptAddress()
     endif
endif
function LoadStackWord(vaddr)
     if vAddr_{1...0} \neq 0^2 then
          SignalException(AddressError)
     endif
     (\texttt{pAddr, CCA}) \leftarrow \texttt{AddressTranslation} \ (\texttt{vAddr, DATA, LOAD})
    memword ← LoadMemory (CCA, WORD, pAddr, vAddr, DATA)
    \texttt{LoadStackWord} \leftarrow \texttt{memword}
endfunction LoadStackWord
function CalcIntrptAddress()
    if StatusBEV = 1
          vectorBase \leftarrow 0xBFC0.0200
    else
          if ( ArchitectureRevision \square 2)
               vectorBase \leftarrow EBase_{31..12} \parallel 0^{11})
               vectorBase \leftarrow 0x8000.0000
          endif
    endif
     if (Cause_{IV} = 0)
          vectorOffset = 0x180
     else
          if (Status_{BEV} = 1) or (IntCtl_{VS} = 0)
               vectorOffset = 0x200
          else
               if (Config3_{VEIC} = 1 and EIC\_Option=1)
```

```
\label{eq:vectorNum} & \text{VectorNum} = \text{Cause}_{\text{RIPL}} \\ & \text{elseif } (\text{Config3}_{\text{VEIC}} = 1 \text{ and EIC\_Option=2}) \\ & \text{VectorNum} = \text{EIC\_VectorNum} \\ & \text{elseif } (\text{Config3}_{\text{VEIC}} = 0 \text{ }) \\ & \text{VectorNum} = \text{VIntPriorityEncoder()} \\ & \text{endif} \\ & \text{if } (\text{Config3}_{\text{VEIC}} = 1 \text{ and EIC\_Option=3}) \\ & \text{vectorOffset} = \text{EIC\_VectorOffset} \\ & \text{else} \\ & \text{vectorOffset} = 0 \text{x200} + (\text{VectorNum x } (\text{IntCtl}_{\text{VS}} \parallel 0^5)) \\ & \text{endif} \\ & \text{endif} \\ & \text{endif} \\ & \text{CalcIntrptAddress} = \text{vectorBase} \mid \text{vectorOffset} \\ & \text{endfunction CalcIntrptAddress} \\ \end{aligned}
```

## **Exceptions:**

Coprocessor Unusable Exception, Reserved Instruction Exception, TLB Refill, TLB Invalid, Address Error, Cache Error, Bus Error Exceptions

Load Linked Word LL



LL rt, offset(base) MIPS32

Purpose: Load Linked Word

To load a word from memory for an atomic read-modify-write

**Description:** GPR[rt] ← memory[GPR[base] + offset]

The LL and SC instructions provide the primitives to implement atomic read-modify-write (RMW) operations for synchronizable memory locations.

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and written into GPR *rt*. The 9-bit signed *offset* is added to the contents of GPR *base* to form an effective address.

This begins a RMW sequence on the current processor. There can be only one active RMW sequence per processor. When an LL is executed it starts an active RMW sequence replacing any other sequence that was active. The RMW sequence is completed by a subsequent SC instruction that either completes the RMW sequence atomically and succeeds, or does not and fails.

Executing LL on one processor does not cause an action that, by itself, causes an SC for the same block to fail on another processor.

An execution of LL does not have to be followed by execution of SC; a p rogram is free to abandon the RMW sequence without attempting a write.

#### **Restrictions:**

The addressed location must be synchronizable by all processors and I/O devices sharing the location; if it is not, the result in **UNPREDICTABLE**. Which storage is synchronizable is a function of both CPU and system implementations. See the documentation of the SC instruction for the formal definition.

The effective address must be naturally-aligned. If either of the 2 least-s ignificant bits of the effective address is non-zero, an Address Error exception occurs.

Release 6 requires that systems provide support for misaligned memory accesses for all ordinary memory reference instructions such as LW (Load Word). However, this instruction is a special memory reference instruction for which misaligned support is NOT provided, and for which signalling an Address Error exception on a misaligned access is required.

#### **Operation:**

```
 \begin{array}{l} {\rm vAddr} \leftarrow {\rm sign\_extend(offset)} + {\rm GPR[base]} \\ {\rm if} \ {\rm vAddr}_{1...0} \ ... \ 0^2 \ {\rm then} \\ \qquad {\rm SignalException(AddressError)} \\ {\rm endif} \\ ({\rm pAddr}, \ {\rm CCA}) \leftarrow {\rm AddressTranslation} \ ({\rm vAddr}, \ {\rm DATA}, \ {\rm LOAD}) \\ {\rm memword} \leftarrow {\rm LoadMemory} \ ({\rm CCA}, \ {\rm WORD}, \ {\rm pAddr}, \ {\rm vAddr}, \ {\rm DATA}) \\ {\rm GPR[rt]} \leftarrow {\rm memword} \\ {\rm LLbit} \leftarrow 1 \\ \end{array}
```

#### **Exceptions:**

TLB Refill, TLB Invalid, Address Error, Reserved Instruction

Load Linked Word LL


## **Programming Notes:**

There is no Load Linked Word Unsigned operation corresponding to Load Word Unsigned.

#### **Implementation Notes:**

An LL on one processor must not take action that, by itself, causes an SC for the same block on another processor to fail. If an implementation depends on retaining the data in the cache during the RMW sequence, cache misses caused by LL must not fetch data in the *exclusive* state, which removes it from the cache if it were present in another cache.

Prefetch PREF



Format: PREF hint,offset(base) MIPS32

Purpose: Prefetch

To move data between memory and cache.

**Description:** prefetch\_memory(GPR[base] + offset)

PREF adds the 16-bit signed *offset* to the contents of GPR *base* to form an effective byte address. The *hint* field supplies information about the way that the data is expected to be used.

PREF does not cause addressing-related exceptions, including TLB exceptions. If the address specified would cause an addressing exception, the exception condition is ignored and no data movement occurs. However even if no data is moved, some action that is not architecturally visible, such as writeback of a dirty cache line, can take place.

It is implementation-dependent whether a Bus Error or Cache Error exception is reported if such an error is detected as a byproduct of the action taken by the PREF instruction.

PREF neither generates a memory operation nor modifies the state of a cache line for a location with an *uncached* memory access type, whether this type is specified by the address segment (e.g., kseg1), the programmed coherency attribute of a segment (e.g., the use of the KO, KU, or K23 fields in the Config register), or the per-page coherency attribute provided by the TLB.

If PREF results in a memory operation, the memory access type and coherency attribute used for the operation are determined by the memory access type and coherency attribute of the effective address, just as it would be if the memory operation had been caused by a load or store to the effective address.

Any of the following conditions causes the core to treat a PREF instruction as a NOP.

- A reserved hint value is used
- The address has a translation error
- The address maps to an uncacheable page

In all other cases, except when *hint* equals 25, execution of the PREF instruction initiates an external bus read transaction. PREF is a n on-blocking operation and does not cause the pipeline to stall while waiting for the data to be returned. The values of the *hint* field for PREF are shown below

Value	Name	Data Use and Desired Prefetch Action
0	load	Use: Prefetched data is expected to be read (not modified). Action: Fetch data as if for a load.
1	store	Use: Prefetched data is expected to be stored or modified. Action: Fetch data as if for a store.
2-3	Reserved	Reserved - treated as a NOP.
4	load_streamed	Use: Prefetched data is expected to be read (not modified) but not reused extensively; it "streams" through cache.  Action: Fetch data as if for a load and place it in the cache so that it does not displace data prefetched as "retained."

Prefetch PREF

5	store_streamed	Use: Prefetched data is expected to be stored or modified but not reused extensively; it "streams" through cache.  Action: Fetch data as if for a store and place it in the cache so that it does not displace data prefetched as "retained."
6	load_retained	Use: Prefetched data is expected to be read (not modified) and reused extensively; it should be "retained" in the cache.  Action: Fetch data as if for a load and place it in the cache so that it is not displaced by data prefetched as "streamed."
7	store_retained	Use: Prefetched data is expected to be stored or modified and reused extensively; it should be "retained" in the cache.  Action: Fetch data as if for a store and place it in the cache so that it is not displaced by data prefetched as "streamed."
8-23	Reserved	Reserved - treated as a NOP.
24-31	Reserved	These hint codes are not implemented and generate a Reserved Instruction exception (RI).

#### **Restrictions:**

None

## **Operation:**

```
vAddr ← GPR[base] + sign_extend(offset)
(pAddr, CCA) ← AddressTranslation(vAddr, DATA, LOAD)
Prefetch(CCA, pAddr, vAddr, DATA, hint)
```

# **Exceptions:**

Bus Error, Cache Error

Prefetch does not take any TLB-related or address-related exceptions under any circumstances.

# **Programming Notes:**


Prefetch cannot move data to or from a mapped location unless the translation for that location is present in the TLB. Locations in memory pages that have not been accessed recently may not have translations in the TLB, so prefetch may not be effective for such locations.

Prefetch does not cause addressing exceptions. A prefetch may be used using an address pointer before the validity of the pointer is determined without worrying about an addressing exception.

It is implementation-dependent whether a Bus Error or Cache Error exception is reported if such an error is detected as a byproduct of the action taken by the PREF instruct ion. Typically, this only occurs in systems which have high-reliability requirements.

Prefetch operations have no effect on cache lines that were previously locked with the CACHE instruction.

Store Conditional Word SC



SC rt, offset(base) MIPS32

**Purpose:** Store Conditional Word

To store a word to memory to complete an atomic read-modify-write

**Description:** if atomic\_update then memory[GPR[base] + offset]  $\leftarrow$  GPR[rt], GPR[rt]  $\leftarrow$  1 else GPR[rt]  $\leftarrow$  0

The LL and SC instructions provide primitives to implement atomic read-modify-write (RMW) operations for synchronizable memory locations.

The 32-bit word in GPR *rt* is conditionally stored in memory at the location specified by the aligned effective address. The 16-bit signed *offset* is added to the contents of GPR *base* to form an effective address.

The SC completes the RMW sequence begun by the preceding LL instruction executed on the processor. To complete the RMW sequence atomically, the following occur:

- The 32-bit word of GPR rt is stored into memory at the location specified by the aligned effective address.
- A 1, indicating success, is written into GPR rt.

Otherwise, memory is not modified and a 0, indicating failure, is written into GPR rt.

If the following event occurs between the execution of LL and SC, the SC fails:

• An ERET instruction is executed.

If either of the following events occurs between the execution of LL and SC, the SC may succeed or it may fail; the success or failure is not predictable. Portable programs should not cause one of these events.

- A memory access instruction (load, store, or prefetch) is executed on the processor executing the LL/SC.
- The instructions executed starting with the LL and ending with the SC do not lie in a 2048-byte contiguous region of virtual memory. (The region does not have to be aligned, other than the alignment required for instruction words.)

The following conditions must be true or the result of the SC is **UNPREDICTABLE**:

- Execution of SC must have been preceded by execution of an LL instruction.
- An RMW sequence executed without intervening events that would cause the SC to fail must use the same
  address in the LL and SC. The address is the same if the virtual address, physical address, and cache-coherence
  algorithm are identical.

#### **Restrictions:**

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

Release 6 requires systems to provide support for misaligned memory access es for all ordinary memory reference instructions such as LW (Load Word). However, this instruction is a special memory reference instruction for which misaligned support is NOT provided, and for which signalling an exception (Address Error) on a misaligned access is

Store Conditional Word SC

required.

# **Operation:**

## **Exceptions:**

TLB Refill, TLB Invalid, TLB Modified, Address Error

# **Programming Notes:**

LL and SC are used to atomically update memory locations, as shown below.

```
L1:

LL T1, (T0) # load counter

ADDI T2, T1, 1 # increment

SC T2, (T0) # try to store, checking for atomicity

BEQ T2, 0, L1 # if not atomic (0), try again


NOP # branch-delay slot
```

Exceptions between the LL and SC caus e SC to fail, so persistent exceptions must be avoided. Some examples of these are arithmetic operations that trap, system calls, and floating point operations that trap or require software emulation assistance.

LL and SC function on a single processor for *cached noncoherent* memory so that parallel programs can be run on uniprocessor systems that do not support *cached coherent* memory access types.

## **Implementation Notes:**

The block of memory that is locked for LL/SC is typically the largest cache line in use.



SYNC (stype = 0 implied)

MIPS32

**Purpose:** Synchronize Shared Memory

To order loads and stores.

## **Description:**

Simple Description:

- SYNC affects only *uncached* and *cached coherent* loads and stores. The loads and stores that occur before the SYNC must be completed before the loads and stores after the SYNC are allowed to start.
- Loads are completed when the destination register is written. Stores are completed when the stored value is visible to every other processor in the system.
- SYNC is required, potentially in conjunction with EHB, to guarantee that memory reference results are visible
  across operating mode changes. For example, a SYNC is required on entry to and exit from Debug Mode to guarantee that memory affects are handled correctly.

#### Detailed Description:

- SYNC does not guarantee the order in which instruction fetches are performed. The *stype* values 1-31 are reserved for future extensions to the architecture. A value of zero will always be defined such that it performs all defined synchronization operations. Non-zero values may be defined to remove some synchronization operations. As such, software should never use a non-zero value of the *stype* field, as this may inadvertently cause future failures if non-zero values remove synchronization operations.
- The SYNC instruction stalls until all loads, stores, refills are completed and all write buffers are empty.

# **Restrictions:**


The effect of SYNC on the global order of loads and stores for memory access types other than *uncached* and *cached coherent* is **UNPREDICTABLE**.

#### **Operation:**

SyncOperation(stype)

# **Exceptions:**

None



**Purpose:** Read Entry from TLB

## **Description:**

The EntryLo0, EntryLo1, and PageMask registers are loaded with the contents of the TLB entry pointed to by the Index register. It is implementation dependent whether multiple TLB matches are detected on a TLBR. In such an instance, a Machine Check Exception is signaled. Note that the value written to the EntryHi, EntryLo0, and EntryLo1 registers may be different from that originally written to the TLB via these registers in that:

• The value returned in the G bit in both the *EntryLo0* and *EntryLo1* registers comes from the single G bit in the TLB entry. Recall that this bit was set from the logical AND of the two G bits in *EntryLo0* and *EntryLo1* when the TLB was written.

#### **Restrictions:**

The operation is **UNDEFINED** if the contents of the Index register ar e greater than or equal to the number of TLB entries in the processor.

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

For processors that do not include the standard TLB MMU, the operation of this instruction causes a Reserved Instruction exception (RI).


#### **Operation:**

#### **Exceptions:**

Coprocessor Unusable

Reserved Instruction

Machine Check



Purpose: Write TLB Entry Indexed by Index Register

## **Description:**

The TLB entry pointed to by the Index register is written from the contents of the *EntryHi*, *EntryLo0*, *EntryLo1*, and *PageMask* registers. It is implementation dependent whether multiple TLB matches are detected on a TLBW. In such an instance, a Machine Check Exception is signaled. The information written to the TLB entry may be different from that in the *EntryHi*, *EntryLo0*, and *EntryLo1* registers, in that:

• The single G bit in the TLB entry is set from the logical AND of the G bits in the *EntryLo0* and *EntryLo1* registers.

#### **Restrictions:**

The operation is **UNDEFINED** if the contents of the Index register ar e greater than or equal to the number of TLB entries in the processor.

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

For processors that do not include the standard TLB MMU, the operation of this instruction caus es a Reserved Instruction exception (RI).

#### **Operation:**


```
if IsCoprocessorEnabled(0) then
i \leftarrow Index
\texttt{TLB[i]}_{\texttt{Mask}} \leftarrow \texttt{PageMask}_{\texttt{Mask}}
TLB[i]_{VPN2} \leftarrow EntryHi_{VPN2}
\texttt{TLB[i]}_{\texttt{ASID}} \leftarrow \texttt{EntryHi}_{\texttt{ASID}}
\texttt{TLB[i]}_{\texttt{G}} \, \leftarrow \, \texttt{EntryLol}_{\texttt{G}} \, \, \texttt{and} \, \, \texttt{EntryLol}_{\texttt{G}}
TLB[i]_{PFN1} \leftarrow EntryLol_{PFN}
TLB[i]_{C1} \leftarrow EntryLol_{C}
TLB[i]_{D1} \leftarrow EntryLol_{D}
TLB[i]_{V1} \leftarrow EntryLol_{V}
TLB[i]_{PFN0} \leftarrow EntryLo0_{PFN}
\texttt{TLB[i]}_{\texttt{C0}} \leftarrow \texttt{EntryLo0}_{\texttt{C}}
\texttt{TLB[i]}_{\texttt{D0}} \leftarrow \texttt{EntryLo0}_{\texttt{D}}
\texttt{TLB[i]}_{\texttt{V0}} \, \leftarrow \, \texttt{EntryLo0}_{\texttt{V}}
        SignalException(CoprocessorUnusable, 0)
endif
```

#### **Exceptions:**

Coprocessor Unusable

Reserved Instruction

Machine Check



Purpose: Write TLB Entry Indexed by Random Register

## **Description:**

The TLB entry pointed to by the *Random* register is written from the contents of the *EntryHi*, *EntryLo0*, *EntryLo1*, and *PageMask* registers. The information written to the TLB entry may be different from that in the *EntryHi*, *EntryLo0*, and *EntryLo1* registers, in that:

• The single G bit in the TLB entry is set from the logical AND of the G bits in the *EntryLo0* and *EntryLo1* registers.

#### **Restrictions:**

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

Processors that include a Block Address Translation (BAT) or Fixed Mapping (FM) MMU (ConfigMT = 2 or 3), the operation of this instruction causes a Reserved Instruction exception (RI).


# **Operation:**

```
\begin{split} &\mathbf{i} \leftarrow \mathtt{Random} \\ &\mathbf{TLB[i]}_{\mathtt{Mask}} \leftarrow \mathtt{PageMask}_{\mathtt{Mask}} \\ &\mathbf{TLB[i]}_{\mathtt{VPN2}} \leftarrow \mathtt{EntryHi}_{\mathtt{VPN2}} \ \text{and not } \mathtt{PageMask}_{\mathtt{Mask}} \ \# \ \mathtt{Implementation } \ \mathrm{dependent} \\ &\mathbf{TLB[i]}_{\mathtt{SID}} \leftarrow \mathtt{EntryHi}_{\mathtt{ASID}} \\ &\mathbf{TLB[i]}_{\mathtt{G}} \leftarrow \mathtt{EntryLol}_{\mathtt{G}} \ \text{and } \mathtt{EntryLo0}_{\mathtt{G}} \\ &\mathbf{TLB[i]}_{\mathtt{PFN1}} \leftarrow \mathtt{EntryLo1}_{\mathtt{PFN}} \ \text{and not } \mathtt{PageMask}_{\mathtt{Mask}} \ \# \ \mathtt{Implementation } \ \mathrm{dependent} \\ &\mathbf{TLB[i]}_{\mathtt{D1}} \leftarrow \mathtt{EntryLo1}_{\mathtt{C}} \\ &\mathbf{TLB[i]}_{\mathtt{D1}} \leftarrow \mathtt{EntryLo1}_{\mathtt{D}} \\ &\mathbf{TLB[i]}_{\mathtt{PFN0}} \leftarrow \mathtt{EntryLo0}_{\mathtt{PFN}} \ \text{and not } \mathtt{PageMask}_{\mathtt{Mask}} \ \# \ \mathtt{Implementation } \ \mathrm{dependent} \\ &\mathbf{TLB[i]}_{\mathtt{PFN0}} \leftarrow \mathtt{EntryLo0}_{\mathtt{PFN}} \ \text{and not } \mathtt{PageMask}_{\mathtt{Mask}} \ \# \ \mathtt{Implementation } \ \mathrm{dependent} \\ &\mathbf{TLB[i]}_{\mathtt{D0}} \leftarrow \mathtt{EntryLo0}_{\mathtt{C}} \\ &\mathbf{TLB[i]}_{\mathtt{D0}} \leftarrow \mathtt{EntryLo0}_{\mathtt{D}} \\ &\mathbf{TLB[i]}_{\mathtt{D0}} \leftarrow \mathtt{EntryLo0}_{\mathtt{D}} \\ &\mathbf{TLB[i]}_{\mathtt{V0}} \leftarrow \mathtt{EntryLo0}_{\mathtt{D}} \\ &\mathbf{EntryLo0}_{\mathtt{D}} \\ &\mathbf{EntryLo0}_{\mathtt{D}}
```

# **Exceptions:**

Coprocessor Unusable

Enter Standby Mode WAIT



WAIT MIPS32

**Purpose:** Enter Standby Mode

Wait for Event

# **Description:**

The WAIT instruction forces the core into low power mode. The pipeline is stalled and when all external requests are completed, the processor's main clock is sto pped. The processor will restart when rese t (SI\_WarmResetN or SI\_ColdResetN) is signaled, or a non-masked interrupt is taken (SI\_NMI, SI\_Int, or EJ\_DINT). Note that theM6250 core does not use the code field in this instruction.

If the pipeline restarts as the result of an enabled interrupt, that interrupt is taken between the WAIT instruction and the following instruction (*EPC* for the interrupt points at the instruction following the WAIT instruction).

#### **Restrictions:**

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

Release 6 implementations are required to signal a Reserved Instruction Exception if a WAIT instruction is encountered in the delay slot or forbidden slot of a branch or jump instruction.

# **Operation:**

```
I: if IsCoprocessorEnabled(0) then
        Enter lower power mode
  else
        SignalException(CoprocessorUnusable, 0)
  endif
I+1:/* Potential interrupt taken here */
```

## **Exceptions:**

Coprocessor Unusable Exception

# microMIPS32™ Instruction Set Architecture

The M6250 core supports the microMIPS32 ISA, which contains all MIPS32 ISA instructions in a new 32-bit encoding scheme, with some of the most commonly used instructions also available in 16-bit encoded format. This ISA improves code density through the additional 16-bit instructions, while maintaining a performance similar to MIPS32 mode. In microMIPS mode, 16-bit or 32-bit instructions will be fetched and recoded to legacy MIPS32 instruction opcodes in the pipeline's I stage, so that the M6250 core can have the same microarchitecture. Because the micro-MIPS instruction stream can be intermixed with 16-bit halfword or 32-bit word size instructions on halfword or word boundaries, additional logic is in place to address the word misalignment issues, thus minimizing performance loss.

The microMIPS<sup>TM</sup> architecture minimizes the code footprint of applications, thus reducing the cost of memory, which is particularly high for embedded memory. Customers can generate best results without spending time to profile its application. The smaller code footprint typically leads to reduced power consumption per executed task because of the smaller number of memory accesses.

# 12.1 ISA Modes

The ISA mode in which the processor is executing is determined by the single-bit ISA Mode register. An ISA Mode bit value of zero selects MIPS32, and a value of 1 selects microMIPS32 mode. The ISA Mode value is not directly visible to user software. Its value is automatically saved to any GPR used as a jump target address, such as GPR31 when written by a JAL instruction, and saved in the source register of a jump instruction.

The ISA mode following reset is determined by the setting of the *Config3<sub>ISA</sub>* register field, which is a read-only field set by a hardware signal external to the processor core.

The ISA mode of an exception handler is determined by the setting of the *Config3<sub>ISAOnExc</sub>* register field (bit 16). The *Config3<sub>ISAOnExc</sub>* register field is writable by software and has a reset value that is set by a hardware signal external to the processor core. This register field allows privileged software to change the ISA mode to be used for subsequent exceptions. All exception types whose vectors are offsets of the *EBase* register have this capability.

The selected ISA mode of a debug exception is determined by the setting of the ISAonDebug register field in the OCI CONTROL Register. This register field is writable by probe software and has a reset value that is set by a hardware signal external to the processor core.

# 12.2 Mode Switch

Mode switching between MIPS and microMIPS uses the Jump-and-Link-Register and Jump-Register instructions. These instructions interpret bit 0 of the source registers as the target ISA mode and set the ISA Mode bit to its contents.

When exceptions or interrupts occur, the ISA Mode bit is saved in bit 0 of the *EPC*, *DEPC*, or *ErrorEPC*. The ISA Mode bit is then set according to the *Config3*<sub>ISA</sub> register field. On return from an exception, the processor loads the saved ISA Mode bit from either *EPC*, *DEPC*, or *ErrorEPC*.

# 12.3 microMIPS Instructions

The reader is referred to the *MIPS*® *Architecture Reference Manual Volume II-B: microMIPS32*<sup>TM</sup> *Instruction Set* [10] for the complete description of all microMIPS instructions.

# References

This appendix lists other publications available from MIPS Technologies, Inc. that are referenced in this document. These documents may be included in the \$MIPS\_PROJECT/doc area of a typical M6250 soft or hard core release, or in some cases may be available on the MIPS web site <a href="http://www.mips.com">http://www.mips.com</a>.

- MIPS32® M6250 Processor Core Family Data Sheet MIPS Document: MD01098
- MIPS32® M6250 Processor Core Family Integrator's Guide MIPS Document: MD01100
- MIPS32® M6250 Processor Core Family Getting Started Guide MIPS Document: MD01131
- 4. MIPS32® Interrupt Controller User's Guide MIPS Document: MD01146
- 5. MIPS® Debug Hub Technical Reference Manual MIPS Document: MD01070
- 6. MIPS® iFlowtrace™ Architecture Specification MIPS Document: MD00526
- 7. MIPS® Architecture For Programmers, Volume I: Introduction to the MIPS32® Architecture MIPS Document: MD0082
- 8. MIPS® Architecture For Programmers, Volume I: Introduction to the microMIPS32<sup>TM</sup> Architecture MIPS Document: MD0741
- 9. MIPS® Architecture For Programmers, Volume II: The MIPS32® Instruction Set MIPS Document: MD0086
- 10. MIPS® Architecture For Programmers, Volume II: The microMIPS32™ Instruction Set MIPS Document: MD0582
- 11. MIPS® Architecture For Programmers Volume III: The MIPS32® and microMIPS32™ Privileged Resource Architecture

MIPS Document: MD00090

12. MIPS® Architecture for Programmers Volume IV-h: The MCU Application-Specific Extension to the MIPS32® Architectures

MIPS Document: MD00834

## References

13. MIPS® Architecture for Programmers Volume IV-h: The MCU Application-Specific Extension to the microMIPS32™ Architectures
MIPS Document: MD00838

- 14. MIPS® Architecture Reference Manual Volume IV-e: The MIPS® DSP Module of the MIPS32® Architecture MIPS Document: MD00372
- 15. MIPS® Architecture Reference Manual Volume IV-e: The MIPS® DSP Module of the microMIPS32® Architecture

MIPS Document: MD00762

- 16. Five Methods of Utilizing the MIPS® DSP Module MIPS Document: MD00783
- 17. Efficient DSP Module Programming in C: Tips and Tricks MIPS Document: MD00485

# **Revision History**

Change bars in the margins of this document indicate significant changes in the document since its last release. Change bars are removed for changes that are more than one revision old.

This document may refer to Architecture specifications (for example, instruction set descriptions), and change bars in these sections indicate changes since the previous version of the relevant Architecture document.

.

Revision	Date	Description
00.01	March 30, 2015	<ul> <li>Preliminary version for RC 0.0</li> </ul>
01.00	April 5, 2016	<ul> <li>Release of document for RC 1.0</li> </ul>